Watchdog Timer; Features Of The Watchdog Timer - Altera Cyclone V Device Handbook

2013.12.30
cv_54024 Subscribe
The watchdog timers are peripherals you can use to recover from system lockup typically caused by software
or system related issues. The primary function of a watchdog timer is to provide a way for the system to
recover from an unresponsive state. The hard processor system (HPS) provides two programmable watchdog
timers, which are connected to the level 4 (L4) peripheral bus. The watchdog timers are instances of the
®
Synopsys DesignWare
The microprocessor unit (MPU) subsystem provides two additional watchdog timers.
Note: Portions
are registered trademarks of Synopsys, Inc. All documentation is provided "as is" and without any
warranty. Synopsys expressly disclaims any and all warranties, express, implied, or otherwise, including
the implied warranties of merchantability, fitness for a particular purpose, and non-infringement,
and any warranties arising out of a course of dealing or usage of trade.
†Paragraphs marked with the dagger (†) symbol are Synopsys Proprietary. Used with permission.
Related Information
Cortex-A9 MPCore
For more information about the watchdog timers in the MPU, refer to Cortex A9 Microprocessor Unit
Subsystem.

Features of the Watchdog Timer

The following list describes the features of the watchdog timer:
• Programmable 32-bit timeout range
• Timer counts down from a preset value to zero, then performs one of the following user-configurable
operations:
• Generates a system reset †
• Generates an interrupt, restarts the timer, and if the timer is not cleared before a second timeout
occurs, generates a system reset
• Dual programmable timeout period, used when the time to wait after the first start is different than that
required for subsequent restarts †
• Prevention of accidental restart of the watchdog counter †
• Prevention of accidental disabling of the watchdog counter †
• Pause mode for debugging
2013 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words
and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other
words and logos identified as trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with
Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes
no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly
agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
www.altera.com
101 Innovation Drive, San Jose, CA 95134
Send Feedback
®
APB Watchdog Timer (DW_apb_wdt) peripheral.
©
2013 Synopsys, Inc. Used with permission. All rights reserved. Synopsys & DesignWare
on page 6-4

Watchdog Timer

24
ISO
9001:2008
Registered