Analog Devices SHARC ADSP-214 Series Hardware Reference Manual page 1081

Slave Mode Control Register (TWISCTL)
The TWI slave mode control register (
and described in
mode operation. Settings in this register do not affect master mode opera-
tion and should not be modified to control master mode functionality.
15 14 13
TWIGCE
General Call Enable
TWINAK
Not Acknowledge
Figure A-145. TWISCTL Register
Table A-138. TWISCTL Register Bit Descriptions (RW)
Bit Name
0 TWISEN
1 TWISLEN
2 TWIDVAL
ADSP-214xx SHARC Processor Hardware Reference
www.BDTIC.com/ADI
Table A-138, controls the logic associated with slave
12 11 10 9 8 7 6 5
Description
Slave Enable.
0 = The slave is not enabled. No attempt is made to identify a
valid address. If cleared during a valid transfer, clock stretching
ceases, the serial data line is released and the current byte is not
acknowledged.
1 = The slave is enabled. Enabling slave and master modes of
operation concurrently is allowed.
Slave Address Length.
0 = Address is a 7-bit address
1 = Reserved. Setting this bit to 1 causes unpredictable behavior.
Slave Transmit Data Valid.
0 = Data in the transmit FIFO is for master mode transmits and is
not allowed to be used during a slave transmit, and the transmit
FIFO is treated as if it is empty.
1 = Data in the transmit FIFO is available for a slave transmission.
Registers Reference
) shown in
TWISCTL
4 3 2 1 0
TWISEN
Slave Enable
TWISLEN
Slave Address Length
TWIDVAL
Slave Transmit Data Valid
Figure A-145
A-255