Freescale Semiconductor PowerQUICC MPC885 Reference Manual page 341

Powerquicc family
Table of Contents

Advertisement

Table 12-1. MPC885/MPC880 Signal Descriptions (continued)
Hard
Name
Reset
IP_B[0:1]
See
IWP[0:1]
Table 12-3
VFLS[0:1]
IP_B2
Hi-Z
IOIS16_B
AT2
IP_B3
See
IWP2
Table 12-3
VF2
IP_B4
Hi-Z
LWP0
VF0
IP_B5
Hi-Z
LWP1
VF1
Freescale Semiconductor
Number
Type
A9, D9
Bidirectional Input Port B[0:1]—The MPC885 senses these inputs; their values
and changes are reported in the PIPR and PSCR of the PCMCIA
interface.
Instruction Watchpoint[0:1]—These outputs report the detection
of an instruction watchpoint in the program flow executed by the
core.
Visible History Buffer Flushes Status—The MPC885 outputs
VFLS[0:1] when program instruction flow tracking is required.
They report the number of instructions flushed from the history
buffer in the core.
C8
Bidirectional
Input Port B 2—The MPC885 senses this input; its value and
three-state
changes are reported in the PIPR and PSCR of the PCMCIA
interface.
I/O Device B is 16 Bits Port Size—The MPC885 monitors this
input when a PCMCIA interface transaction is initiated to an I/O
region in socket B in the PCMCIA space.
Address Type 2—The MPC885 drives this bidirectional
three-state signal when it initiates a transaction on the external
bus. If the core initiates the transaction, it indicates if the transfer
is instruction or data. This signal is not used for transactions
initiated by external masters.
C9
Bidirectional Input Port B 3—The MPC885 monitors this input; its value and
changes are reported in the PIPR and PSCR of the PCMCIA
interface.
Instruction Watchpoint 2—This output reports the detection of an
instruction watchpoint in the program flow executed by the core.
Visible Instruction Queue Flushes Status—The MPC885 outputs
VF2 with VF0/VF1 when instruction flow tracking is required. VF n
reports the number of instructions flushed from the instruction
queue in the core.
B9
Bidirectional Input Port B 4—The MPC885 monitors this input; its value and
changes are reported in the PIPR and PSCR of the PCMCIA
interface.
Load/Store Watchpoint 0—This output reports the detection of a
data watchpoint in the program flow executed by the core.
Visible Instruction Queue Flushes Status—The MPC885 outputs
VF0 with VF1/VF2 when instruction flow tracking is required. VF n
reports the number of instructions flushed from the instruction
queue in the core.
A10
Bidirectional Input Port B 5—The MPC885 monitors this input; its value and
changes are reported in the PIPR and PSCR of the PCMCIA
interface.
Load/Store Watchpoint 1—This output reports the detection of a
data watchpoint in the program flow executed by the core.
Visible Instruction Queue Flushes Status—The MPC885 outputs
VF1 with VF0 and VF2 when instruction flow tracking is required.
VF n reports the number of instructions flushed from the
instruction queue in the core.
MPC885 PowerQUICC Family Reference Manual, Rev. 2
External Signals
Description
12-11

Advertisement

Table of Contents
loading

This manual is also suitable for:

Powerquicc mpc870Powerquicc mpc880Powerquicc mpc875

Table of Contents