Freescale Semiconductor PowerQUICC MPC885 Reference Manual page 139

Powerquicc family
Table of Contents

Advertisement

Term
SPR
Special-purpose register
SPRG n
Registers available for general purposes
SR
Segment register
SRR0
Machine status save/restore register 0
SRR1
Machine status save/restore register 1
TB
Time base register
TLB
Translation lookaside buffer
Tx
Transmit
UIMM
Unsigned immediate value
UISA
User instruction set architecture
VA
Virtual address
VEA
Virtual environment architecture
XER
Register used primarily for indicating conditions such as carries and overflows for integer operations
Architecture Terminology Conventions
Table II-2
lists certain terms used in this manual that differ from the architecture terminology
conventions.
The Architecture Specification
Data storage interrupt (DSI)
Extended mnemonics
Instruction storage interrupt (ISI)
Interrupt
Privileged mode (or privileged state)
Problem mode (or problem state)
Real address
Relocation
Storage (locations)
Storage (the act of)
Freescale Semiconductor
Table II-1. Acronyms and Abbreviated Terms (continued)
Table II-2. Terminology Conventions
MPC885 PowerQUICC Family Reference Manual, Rev. 2
Meaning
This Manual
DSI exception
Simplified mnemonics
ISI exception
Exception
Supervisor-level privilege
User-level privilege
Physical address
Translation
Memory
Access
II-5

Advertisement

Table of Contents
loading

This manual is also suitable for:

Powerquicc mpc870Powerquicc mpc880Powerquicc mpc875

Table of Contents