Freescale Semiconductor PowerQUICC MPC885 Reference Manual page 20

Paragraph
Number
16.4.3 PCMCIA Interface Enable Register (PER) ............................................................. 16-11
16.4.4 PCMCIA Interface General Control Register (PGCRx).......................................... 16-13
16.4.5 PCMCIA Base Registers 0–7 (PBR0–PBR7).......................................................... 16-14
16.4.6 PCMCIA Option Register 0–7 (POR0–POR7) ....................................................... 16-14
16.5 PCMCIA Controller Timing Examples ....................................................................... 16-17
Communications Processor Module and CPM Timers
17.1 Features .......................................................................................................................... 17-2
17.2 CPM General-Purpose Timers ....................................................................................... 17-4
17.2.1 Features...................................................................................................................... 17-5
17.2.2 CPM Timer Operation ............................................................................................... 17-5
17.2.2.1 Timer Clock Source ............................................................................................... 17-6
17.2.2.2 Timer Reference Count.......................................................................................... 17-6
17.2.2.3 Timer Capture ........................................................................................................ 17-6
17.2.2.4 Timer Gating.......................................................................................................... 17-6
17.2.2.5 Cascaded Mode...................................................................................................... 17-7
17.2.2.6 Timer 1 and SPKROUT......................................................................................... 17-7
17.2.3 CPM Timer Register Set............................................................................................ 17-7
17.2.3.1 Timer Global Configuration Register (TGCR)...................................................... 17-8
17.2.4 Timer Mode Registers (TMR1–TMR4)..................................................................... 17-9
17.2.4.1 Timer Reference Registers (TRR1–TRR4) ......................................................... 17-10
17.2.4.2 Timer Capture Registers (TCR1–TCR4) ............................................................. 17-10
17.2.4.3 Timer Counter Registers (TCN1–TCN4) ............................................................ 17-10
17.2.4.4 Timer Event Registers (TER1–TER4)................................................................. 17-11
17.2.5 Timer Initialization Examples.................................................................................. 17-11
18.1 Features .......................................................................................................................... 18-1
18.2 Communicating with the Core ....................................................................................... 18-2
18.3 Communicating with the Peripherals............................................................................. 18-2
18.4 CP Microcode Revision Number ................................................................................... 18-4
18.5 CPM Configuration Register (CPMCFG) ..................................................................... 18-4
18.6 CP Register Set and CP Commands .............................................................................. 18-5
18.6.1 RISC Controller Configuration Register (RCCR) ..................................................... 18-5
xx
Contents
Title
Part V
Communications Processor Module
Chapter 17
Chapter 18
Communications Processor
MPC885 PowerQUICC Family Reference Manual, Rev. 2
Page
Number
Freescale Semiconductor