Freescale Semiconductor PowerQUICC MPC885 Reference Manual page 809

Powerquicc family
Table of Contents

Advertisement

Table 29-8. SMC UART RxBD Status and Control Field Descriptions (continued)
Bit
Name
10
BR
Buffer closed on reception of break. Set when the buffer closes because a break sequence was
received. The CP writes BR after the received data is in the buffer.
11
FR
Framing error. Set when a character with a framing error is received and located in the last byte of
this buffer. A framing error is a character with no stop bit. A new receive buffer is used to receive
additional data. The CP writes FR after the received data is in the buffer.
12
PR
Parity error. Set when a character with a parity error is received in the last byte of the buffer. A new
buffer is used for additional data. The CP writes PR after received data is in the buffer.
13
Reserved, should be cleared
14
OV
Overrun. Set when a receiver overrun occurs during reception. The CP writes OV after the received
data is in the buffer.
15
Reserved, should be cleared
Data length represents the number of octets the CP writes into the buffer. After data is received in the
buffer, the CP only writes the data length once as the BD closes. Note that the memory allocated for this
buffer should be no smaller than MRBLR. The Rx buffer pointer points to the first location of the buffer
and must be even. The buffer can be in internal or external memory.
RxBDs are used in receiving 10 characters, an idle period, and five characters (one with a framing error).
The example assumes that MRBLR = 8.
Freescale Semiconductor
MPC885 PowerQUICC Family Reference Manual, Rev. 2
Serial Management Controllers (SMCs)
Description
Figure 29-7
shows an example of how
29-15

Advertisement

Table of Contents
loading

This manual is also suitable for:

Powerquicc mpc870Powerquicc mpc880Powerquicc mpc875

Table of Contents