Analog Devices SHARC ADSP-214 Series Hardware Reference Manual page 1189

Table of Contents

Advertisement

TWI controller bits
clock high (TWICLKHI), A-116,
A-117,
A-254
clock low (TWICLKLOW), A-115,
A-116,
A-254
data not acknowledged (TWIDNAK),
A-261
data transfer count (TWIDCNT),
enable (TWIEN),
A-254
fast mode (TWIFAST),
general call enable (TWIGCE),
issue stop condition (TWISTOP),
lost arbitration (TWILOST),
master address length (TWIMLEN),
A-258
master mode enable (TWIMEN),
master transfer direction (TWIMDIR),
A-258
master transfer in progress
(TWIMPROG),
A-261
not acknowledged (TWINAK),
repeat START (TWIRSTART),
serial clock override (TWISCLOVR),
A-259
serial clock sense (TWISCLSEN),
serial data override (TWISDAOVR),
A-259
serial data sense (TWISDASEN),
slave address length (TWISLEN),
slave enable (TWISEN),
slave transmit data valid (TWIDVAL),
A-255
TWI controller registers
clock divider (TWIDIV),
RXTWI16 (16-bit receive FIFO)
register,
21-14
RXTWI8 (8-bit receive FIFO),
TWIMADDR (master mode address),
A-260
ADSP-214xx SHARC Processor Hardware Reference
www.BDTIC.com/ADI
(continued)
A-259
A-258
A-256
A-259
A-261
A-258
A-256
A-259
A-262
A-262
A-255
A-255
A-254
21-13
TWI controller registers
TWIMCTL (master mode control),
A-257
TWIMSTAT (master mode status),
A-260
TWISADDR (slave mode address),
A-256
TWISCTL (slave mode control),
TWISSTAT (slave mode status),
TXTWI16 (16-bit transmit FIFO),
21-12
TXTWI8 (8-bit transmit FIFO),
two channel mode (S/PDIF),
TXFLSH (flush transmit buffer) bit, 15-35,
A-236
TXS_A (data buffer channel B status) bit,
A-158, A-161,
A-166
TXSPI, TXSPIB (SPI transmit buffer)
registers,
A-239
TXSPI (SPI transmit buffer) register, 2-10,
15-20,
15-30
TXSPx (serial port transmit buffer)
registers,
2-10
TXSR (SPI transmit shift) register,
TX_UACEN (DMA transmit buffer
enable) bit,
20-5
U
UART,
20-1
baud rate, 20-10,
20-11
baud rate examples,
20-5
bock diagram,
20-7
chained DMA, 2-15,
core transfers,
20-12
data ready flag,
20-12
data word,
20-10
divisor, 20-4,
A-249
divisor reset,
20-5
DMA transfers,
20-13
sampling clock period,
Index
(continued)
A-255
A-256
21-12
13-12
15-8
20-14
20-12
I-31

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the SHARC ADSP-214 Series and is the answer not in the manual?

Table of Contents