Main Clock Oscillator Control Register (Mosccr) - Renesas RX100 Series User Manual

32-bit mcu
Hide thumbs Also See for RX100 Series:
Table of Contents

Advertisement

RX13T Group
9.2.5

Main Clock Oscillator Control Register (MOSCCR)

Address(es): 0008 0032h
b7
b6
0
0
Value after reset:
Bit
Symbol
Bit Name
b0
MOSTP
Main Clock Oscillator Stop
b7 to b1
Reserved
Note:
Set the PRCR.PRC0 bit to 1 (write enabled) before rewriting this register.
Set this register after setting up the main clock oscillator wait control register.
MOSTP Bit (Main Clock Oscillator Stop)
This bit runs or stops the main clock oscillator.
After setting the MOSTP bit to 0 (main clock oscillator is operating), read the OSCOVFSR.MOOVF bit to confirm that
is has become 1, and then use the main clock.
For the main clock oscillator, a fixed time is required for oscillation to become stable after the settings for operation have
been made. Furthermore, a fixed time is required for oscillation to actually stop after the settings to stop oscillation have
been made. Accordingly, take note of the following limitations when starting and stopping operation.
 After stopping the main clock oscillator, confirm that the OSCOVFSR.MOOVF bit is 0 before restarting the main
clock oscillator.
 Confirm that the main clock oscillator is operating and that the OSCOVFSR.MOOVF bit is 1 before stopping the
main clock oscillator.
 Regardless of whether or not it is selected as the system clock, confirm that the OSCOVFSR.MOOVF bit is 1 and
execute a WAIT instruction in order to operate the main clock oscillator and place the MCU in software standby
mode.
 After stopping the main clock oscillator, confirm that the OSCOVFSR.MOOVF bit is 0 and execute a WAIT
instruction before entering software standby mode.
Do not set the MOSTP bit to 1 when one of the following condition is met.
 When the main clock is selected as the clock source for the system clock (the SCKCR3.CKSEL[2:0] bits are 010b)
 When the PLL clock is selected as the clock source for the system clock (the SCKCR3.CKSEL[2:0] bits are 100b)
 When PLL is operating (the PLLCR2.PLLEN bit is 0)
R01UH0822EJ0100 Rev.1.00
Jul 31, 2019
b5
b4
b3
b2
0
0
0
0
Description
0: Main clock oscillator is operating.
1: Main clock oscillator is stopped.
These bits are read as 0. The write value should be 0.
b1
b0
MOSTP
0
1
9. Clock Generation Circuit
R/W
R/W
R/W
Page 136 of 1041

Advertisement

Table of Contents
loading

Table of Contents