Fast Interrupt Vector Table; Non-Maskable Interrupt Vector Table - Renesas RX100 Series User Manual

32-bit mcu
Hide thumbs Also See for RX100 Series:
Table of Contents

Advertisement

RX13T Group
Table 14.3
Interrupt Vector Table (6/6)
Source of
Interrupt
Request
Generation
Name
Reserved
Reserved
Note 1. An interrupt source with a smaller vector number takes precedence.
14.3.2

Fast Interrupt Vector Table

The address of the entry in the interrupt vector table that corresponds to the vector number of the fast interrupt is placed
in the fast interrupt vector register (FINTV) of the CPU.
14.3.3

Non-maskable Interrupt Vector Table

The non-maskable interrupt vector table is at FFFF FFF8h.
R01UH0822EJ0100 Rev.1.00
Jul 31, 2019
Vector
Form of
Vector
Address
Interrupt
No.*
1
Offset
Detection
254
03F8h
255
03FCh
14. Interrupt Controller (ICUb)
IER
N/A
N/A
N/A
N/A
N/A
N/A
IPR
DTCER
Page 221 of 1041

Advertisement

Table of Contents
loading

Table of Contents