Renesas RX100 Series User Manual page 548

32-bit mcu
Hide thumbs Also See for RX100 Series:
Table of Contents

Advertisement

RX13T Group
When the ICSR1.POE0F flag becomes 1 while the POECR5.IC1ADDMT0ZE bit is 1.
When the ICSR4.POE10F flag becomes 1 while the POECR5.IC4ADDMT0ZE bit and the ICSR4.POE10E bit are
1.
 Comparator output detection
When the POECMPFR.C0FLAG flag becomes 1 while the POECR5.CMADDMT0ZE bit is 1 and the
POECMPSEL.POEREQ0 bit is 1.
When the POECMPFR.C1FLAG flag becomes 1 while the POECR5.CMADDMT0ZE bit is 1 and the
POECMPSEL.POEREQ1 bit is 1.
When the POECMPFR.C2FLAG flag becomes 1 while the POECR5.CMADDMT0ZE bit is 1 and the
POECMPSEL.POEREQ2 bit is 1.
 Detection of oscillation stop
When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.
(8) MTU0 pin PD5 (MTIOC0C)
When one of the following conditions is satisfied while the POECR1.MTU0C1ZE bit is 1, the pin becomes high-
impedance.
 Operation for detection of the POE8# input level
When the ICSR3.POE8F flag becomes 1 while the ICSR3.POE8E bit is 1.
 SPOER setting
When the SPOER.MTUCH0HIZ bit is set to 1.
 Conditions added by POECR5
When the ICSR1.POE0F flag becomes 1 while the POECR5.IC1ADDMT0ZE bit is 1.
When the ICSR4.POE10F flag becomes 1 while the POECR5.IC4ADDMT0ZE bit and the ICSR4.POE10E bit are
1.
 Comparator output detection
When the POECMPFR.C0FLAG flag becomes 1 while the POECR5.CMADDMT0ZE bit is 1 and the
POECMPSEL.POEREQ0 bit is 1.
When the POECMPFR.C1FLAG flag becomes 1 while the POECR5.CMADDMT0ZE bit is 1 and the
POECMPSEL.POEREQ1 bit is 1.
When the POECMPFR.C2FLAG flag becomes 1 while the POECR5.CMADDMT0ZE bit is 1 and the
POECMPSEL.POEREQ2 bit is 1.
 Detection of oscillation stop
When the ICSR6.OSTSTF flag becomes 1 while the ICSR6.OSTSTE bit is 1.
(9) MTU0 pin PB1 (MTIOC0C)
When one of the following conditions is satisfied while the POECR1.MTU0CZE bit is 1, the pin becomes high-
impedance.
 Operation for detection of the POE8# input level
When the ICSR3.POE8F flag becomes 1 while the ICSR3.POE8E bit is 1.
 SPOER setting
When the SPOER.MTUCH0HIZ bit is set to 1.
 Conditions added by POECR5
When the ICSR1.POE0F flag becomes 1 while the POECR5.IC1ADDMT0ZE bit is 1.
When the ICSR4.POE10F flag becomes 1 while the POECR5.IC4ADDMT0ZE bit and the ICSR4.POE10E bit are
1.
 Comparator output detection
When the POECMPFR.C0FLAG flag becomes 1 while the POECR5.CMADDMT0ZE bit is 1 and the
POECMPSEL.POEREQ0 bit is 1.
R01UH0822EJ0100 Rev.1.00
Jul 31, 2019
20. Port Output Enable 3 (POE3C)
Page 548 of 1041

Advertisement

Table of Contents
loading

Table of Contents