Control Register 2 (Cr2) - Renesas RX100 Series User Manual

32-bit mcu
Hide thumbs Also See for RX100 Series:
Table of Contents

Advertisement

RX13T Group
23.2.23

Control Register 2 (CR2)

Address(es): SCI12.CR2 0008 B323h
b7
b6
RTS[1:0]
Value after reset:
0
0
Bit
Symbol
b2 to b0
DFCS[2:0]
b3
b5, b4
BCCS[1:0]
b7, b6
RTS[1:0]
Note:
The period of the base clock is 1/16 of a single bit period when the SCI12.SEMR.ABCS is 0, and 1/8 of a single bit period
when the SCI12.SEMR.ABCS is 1.
Note 1. To use the base clock, set the SCI12.SCR.TE bit to 1.
Note 2. The base clock divided by 2 is the filter clock when the SEMR.BGDM bit is 1 and the SMR.CKS[1:0] bits are 00b.
R01UH0822EJ0100 Rev.1.00
Jul 31, 2019
b5
b4
b3
b2
BCCS[1:0]
0
0
0
0
Bit Name
RXDX12 Signal Digital Filter
Clock Select
Reserved
Bus Collision Detection Clock
Select
RXDX12 Reception Sampling
Timing Select
23. Serial Communications Interface (SCIg, SCIh)
b1
b0
DFCS[2:0]
0
0
Description
b2
b0
0 0 0: Filter is disabled.
0 0 1: Filter clock is base clock*
0 1 0: Filter clock is PCLK/8
0 1 1: Filter clock is PCLK/16
1 0 0: Filter clock is PCLK/32
1 0 1: Filter clock is PCLK/64
1 1 0: Filter clock is PCLK/128
1 1 1: Setting prohibited
This bit is read as 0. The write value should be 0.
 When SEMR.BGDM = 0 or SEMR.BGDM = 1 and
SMR.CKS[1:0] = a value other than 00b
b5 b4
0 0: Base clock
0 1: Base clock frequency divided by 2
1 0: Base clock frequency divided by 4
1 1: Setting prohibited
 When SEMR.BGDM = 1 and SMR.CKS[1:0] = 00b
b5 b4
0 0: Base clock frequency divided by 2
0 1: Base clock frequency divided by 4
1 0: Setting prohibited
1 1: Setting prohibited
 When SCI12.SEMR.ABCS = 0
b7 b6
0 0: Rising edge of the 8th cycle of base clock
0 1: Rising edge of the 10th cycle of base clock
1 0: Rising edge of the 12th cycle of base clock
1 1: Rising edge of the 14th cycle of base clock
 When SCI12.SEMR.ABCS = 1
b7 b6
0 0: Rising edge of the 4th cycle of base clock
0 1: Rising edge of the 5th cycle of base clock
1 0: Rising edge of the 6th cycle of base clock
1 1: Rising edge of the 7th cycle of base clock
1,
2
*
Page 627 of 1041
R/W
R/W
R/W
R/W
R/W

Advertisement

Table of Contents
loading

Table of Contents