RX13T Group
14.
Interrupt Controller (ICUb)
14.1
Overview
The interrupt controller receives interrupt requests from peripheral modules and external pins, and generates an interrupt
request to the CPU and a transfer request to the DTC.
Table 14.1 lists the specifications of the interrupt controller, and Figure 14.1 shows a block diagram of the interrupt
controller.
Table 14.1
Specifications of Interrupt Controller
Item
Interrupts
Peripheral function
interrupts
External pin
interrupts
Software interrupt
Interrupt priority
Fast interrupt
function
DTC control
Non-
NMI pin interrupt
maskable
interrupts
Oscillation stop
detection interrupt
IWDT underflow/
refresh error
Voltage monitoring
1 interrupt
Voltage monitoring
2 interrupt
Return from power-down modes
Note 1. For the DTC trigger, refer to Table 14.3, Interrupt Vector Table.
R01UH0822EJ0100 Rev.1.00
Jul 31, 2019
Description
Interrupts from peripheral modules
Interrupt detection: Edge detection/level detection
Edge detection or level detection is fixed for each source of connected peripheral modules.
Interrupts from pins IRQ0 to IRQ5
Number of sources: 6
Interrupt detection: Low level/falling edge/rising edge/rising and falling edges
One of these detection methods can be set for each source.
Digital filter function: Supported
Interrupt generated by writing to a register
One interrupt source
Specified by registers.
Faster interrupt processing of the CPU can be set only for a single interrupt source.
Interrupt sources can be used to start the DTC.*
Interrupt from the NMI pin
Interrupt detection: Falling edge/rising edge
Digital filter function: Supported
Interrupt on detection of oscillation having stopped
Interrupt on an underflow of the down counter or occurrence of a refresh error
Voltage monitoring interrupt of voltage monitoring circuit 1 (LVD1)
Voltage monitoring interrupt of voltage monitoring circuit 2 (LVD2)
Sleep mode, deep sleep mode:
Return is initiated by non-maskable interrupts or any other interrupt source.
Software standby mode:
Return is initiated by non-maskable interrupts, IRQ0 to IRQ5 interrupts.
14. Interrupt Controller (ICUb)
1
Page 198 of 1041