Register Descriptions; Standby Control Register (Sbycr) - Renesas RX100 Series User Manual

32-bit mcu
Hide thumbs Also See for RX100 Series:
Table of Contents

Advertisement

RX13T Group
11.2

Register Descriptions

11.2.1

Standby Control Register (SBYCR)

Address(es): 0008 000Ch
b15
b14
SSBY
0
0
Value after reset:
Bit
Symbol
Bit Name
b14 to b0
Reserved
b15
SSBY
Software Standby
Note:
Set the PRCR.PRC1 bit to 1 (write enabled) before rewriting this register.
SSBY Bit (Software Standby)
The SSBY bit specifies the transition destination after the WAIT instruction is executed.
When the SSBY bit is set to 1, the MCU enters software standby mode after execution of the WAIT instruction. When
the MCU returns to normal mode after an interrupt has triggered and exits from software standby mode, the SSBY bit
remains 1. The SSBY bit can be cleared by writing 0 to the SSBY bit.
When the oscillation stop detection function enable bit (OSTDCR.OSTDE) in the oscillation stop detection control
register is 1, the set value of the SSBY bit is invalid. Even if the SSBY bit is 1, the MCU will enter sleep mode or deep
sleep mode after execution of the WAIT instruction.
R01UH0822EJ0100 Rev.1.00
Jul 31, 2019
b13
b12
b11
b10
0
0
0
0
Description
These bits are read as 0. The write value should be 0.
0: Set entry to sleep mode or deep sleep mode after the WAIT instruction
is executed
1: Set entry to software standby mode after the WAIT instruction is
executed
b9
b8
b7
b6
0
0
0
0
11. Low Power Consumption
b5
b4
b3
b2
0
0
0
0
Page 171 of 1041
b1
b0
0
0
R/W
R/W
R/W

Advertisement

Table of Contents
loading

Table of Contents