Synchronous Operation Of Mtu0 To Mtu4 - Renesas RX100 Series User Manual

32-bit mcu
Hide thumbs Also See for RX100 Series:
Table of Contents

Advertisement

RX13T Group
19.3.10

Synchronous Operation of MTU0 to MTU4

(1) Synchronous Counter Start for MTU0 to MTU4
The counters in MTU0 to MTU4 can be started synchronously by making the TCSYSTR settings.
(a) Example of Procedure for Setting Synchronous Counter Start for MTU0 to MTU4
Figure 19.90 shows an example of procedure for setting synchronous counter start for MTU0 to MTU4.
Synchronous counter start
for MTU0 to MTU4
Stop count operation
Set the necessary operation
Synchronous timer count start
(Set TCSYSTR)
<Counter operation starts>
Stop timer counter
(Set TSTRA)
Figure 19.90
Example of Procedure for Setting Synchronous Counter Start for MTU0 to MTU4
(b) Examples of Synchronous Counter Start Operation
Figure 19.91 shows an examples of synchronous counter start operation for MTU0 to MTU4.
PCLKB
TCSYSTR
TSTRA
MTU1.TCNT
MTU3.TCNT
MTU4.TCNT
Figure 19.91
Examples of Synchronous Counter Start Operation for MTU0 to MTU4
R01UH0822EJ0100 Rev.1.00
Jul 31, 2019
[1] Set TSTRA to stop the counters used for synchronous start operation.
[2] Specify the necessary operation with appropriate registers such as TCR,
TMDR1, and TMDR2.
[1]
[3] In TCSYSTR, set the bits corresponding to the counters to be started
synchronously to 1 at the same time. When TCSYSTR is set, TSTRA for
the target timer counters are automatically set appropriately, the counters
start synchronously, and TCSYSTR is automatically cleared.
[2]
[4] To stop a timer counter, set the bit in TSTRA that corresponds to the
counter to 0.
[3]
Note:
Even if a bit in TCSYSTR corresponding to an operating counter is
set to 0, the counter will not stop.
Note:
To start counters synchronously in reset-synchronized PWM mode or
complementary PWM mode using MTU3 and MTU4, set the bits in
TCSYSTR that correspond to MTU3 and MTU4 to 1 at the same time.
[4]
58h
00h
00h
0000h
0000h
0000h
19. Multi-Function Timer Pulse Unit 3 (MTU3c)
Automatically cleared after TCSYSTR
setting is made
00h
C2h
0001h
0001h
0001h
0002h
0002h
0002h
Page 464 of 1041

Advertisement

Table of Contents
loading

Table of Contents