Timer Buffer Operation Transfer Mode Register (Tbtm) - Renesas RX100 Series User Manual

32-bit mcu
Hide thumbs Also See for RX100 Series:
Table of Contents

Advertisement

RX13T Group
19.2.10

Timer Buffer Operation Transfer Mode Register (TBTM)

 MTU0.TBTM
Address(es): MTU0.TBTM 0009 5326h
b7
b6
Value after reset:
0
0
 MTU3.TBTM, MTU4.TBTM
Address(es): MTU3.TBTM 0009 5238h, MTU4.TBTM 0009 5239h
b7
b6
Value after reset:
0
0
Bit
Symbol
Bit Name
b0
TTSA
Timing Select A
b1
TTSB
Timing Select B
b2
TTSE
Timing Select E
b7 to b3
Reserved
TBTM specifies the timing for transferring data from the buffer register to the timer general register in PWM mode. The
MTU has a total of three TBTM registers, one each for MTU0, MTU3, and MTU4.
TTSA Bit (Timing Select A)
This bit specifies the timing for transferring data from TGRC to TGRA in each channel when they are used together for
buffer operation. When a channel is not set to PWM mode, do not set the TTSA bit in the channel to 1.
TTSB Bit (Timing Select B)
This bit specifies the timing for transferring data from TGRD to TGRB in each channel when they are used together for
buffer operation. When a channel is not set to PWM mode, do not set the TTSB bit in the channel to 1.
TTSE Bit (Timing Select E)
This bit specifies the timing for transferring data from MTU0.TGRF to MTU0.TGRE when they are used together for
buffer operation.
In MTU3 and MTU4, this bit is reserved. It is read as 0 and the write value should be 0. When a channel is not set to
PWM mode, do not set the TTSE bit in the channel to 1.
R01UH0822EJ0100 Rev.1.00
Jul 31, 2019
b5
b4
b3
b2
TTSE
TTSB
0
0
0
0
b5
b4
b3
b2
TTSB
0
0
0
0
Description
0: When compare match A occurs in each channel, data is transferred
from TGRC to TGRA
1: When TCNT is cleared in each channel, data is transferred from
TGRC to TGRA
0: When compare match B occurs in each channel, data is transferred
from TGRD to TGRB
1: When TCNT is cleared in each channel, data is transferred from
TGRD to TGRB
0: When compare match E occurs in MTU0, data is transferred from
MTU0.TGRF to MTU0.TGRE
1: When MTU0.TCNT is cleared, data is transferred from MTU0.TGRF to
MTU0.TGRE
These bits are read as 0. The write value should be 0.
19. Multi-Function Timer Pulse Unit 3 (MTU3c)
b1
b0
TTSA
0
0
b1
b0
TTSA
0
0
R/W
R/W
R/W
R/W
R/W
Page 353 of 1041

Advertisement

Table of Contents
loading

Table of Contents