RX13T Group
(host address detection is enabled)
This flag is set to 0 at the rising edge of the ninth SCL clock cycle in the first byte.
When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset
R01UH0822EJ0100 Rev.1.00
Jul 31, 2019
2
24. I
C-bus Interface (RIICa)
Page 746 of 1041