A/D-Converted Value Addition/Average Count Select Register (Adadc) - Renesas RX100 Series User Manual

32-bit mcu
Hide thumbs Also See for RX100 Series:
Table of Contents

Advertisement

RX13T Group
26.2.8

A/D-Converted Value Addition/Average Count Select Register (ADADC)

Address(es): S12AD.ADADC 0008 900Ch
b7
b6
AVEE
Value after reset:
0
0
Bit
Symbol
b2 to b0
ADC[2:0]
b6 to b3
b7
AVEE
Note 1. The AVEE bit is enabled only when 2-time or 4-time conversion is selected. When average mode is selected (ADADC.AVEE bit
= 1), do not set 3-time conversion (ADADC.ADC[2:0] = 010b) nor 16-time conversion (ADADC.ADC[2:0] = 101b).
ADADC sets the addition count for A/D conversion of the channel, and internal reference voltage for which A/D-
converted value addition/average mode is selected, and selects either addition or average mode.
ADC[2:0] Bits (Addition Count Select)
The ADC[2:0] bits set the addition count common to the channels for which A/D conversion and A/D-converted value
addition/average mode is selected, including the channels selected in double trigger mode (by ADCSR.DBLANS[4:0]
bits), and to A/D conversion of internal reference voltage.
When average mode is selected by setting the ADADC.AVEE bit to 1, do not set the addition count to one time
(ADADC.ADC[2:0] = 000b), three times (ADADC.ADC[2:0] = 010b), or 16 times (ADADC.ADC[2:0] = 101b).
The ADC[2:0] bits should be set while the ADCSR.ADST bit is 0.
AVEE Bit (Average Mode Enable)
The AVEE bit selects addition or average mode for A/D conversion of the channel for which A/D conversion and A/D-
converted value addition/average mode is selected, including the channels selected in double trigger mode (by
ADCSR.DBLANS[4:0] bits) and internal reference voltage.
When average mode is selected by setting the ADADC.AVEE bit to 1, do not set the addition count to one time
(ADADC.ADC[2:0] = 000b), three times (ADADC.ADC[2:0] = 010b), or 16 times (ADADC.ADC[2:0] = 101b). The
mean value of 1-time, 3-time, and 16-time conversion cannot be obtained.
The AVEE bit should be set while the ADCSR.ADST bit is 0.
R01UH0822EJ0100 Rev.1.00
Jul 31, 2019
b5
b4
b3
b2
0
0
0
0
Bit Name
Addition Count Select
Reserved
Average Mode Enable
b1
b0
ADC[2:0]
0
0
Description
b2
b0
0 0 0: 1-time conversion (no addition; same as normal conversion)
0 0 1: 2-time conversion (addition once)
0 1 0: 3-time conversion (addition twice)*
0 1 1: 4-time conversion (addition three times)
1 0 1: 16-time conversion (addition 15 times)*
Settings other than above are prohibited.
These bits are read as 0. The write value should be 0.
0: Addition mode is selected.
1: Average mode is selected.
26. 12-Bit A/D Converter (S12ADF)
1
1
Page 823 of 1041
R/W
R/W
R/W
R/W

Advertisement

Table of Contents
loading

Table of Contents