Reading The Counter Value - Renesas RX100 Series User Manual

RX13T Group
22.3.7

Reading the Counter Value

As the counter in IWDT-dedicated clock (IWDTCLK), the counter value cannot be read directly. The IWDT
synchronizes the counter value with the peripheral module clock (PCLK) and stores it in the IWDTSR.CNTVAL[13:0]
bits. Thus, the counter value can be checked indirectly through the IWDTSR.CNTVAL[13:0] bits.
Reading the counter value requires multiple PCLK clock cycles (up to four clock cycles), and the read counter value may
differ from the actual counter value by a value of one count.
Figure 22.7 shows the processing for reading the IWDT counter value when PCLK > IWDTCLK and clock divide ratio
= IWDTCLK.
Peripheral module
clock (PCLK)
IWDT-dedicated
clock (IWDTCLK)
n+1
Counter value
Bits
IWDTSR.CNTVAL n+1
[13:0]
IWDTSR.CNTVAL
[13:0] read signal
(internal signal)
IWDTSR.CNTVAL
[13:0] read data
Figure 22.7 Processing for Reading IWDT Counter Value
(IWDTCR.CKS[3:0] = 0000b, IWDTCR.TOPS[1:0] = 11b)
R01UH0822EJ0100 Rev.1.00
Jul 31, 2019
n n-1
n n-1
n+1
22. Independent Watchdog Timer (IWDTa)
n-2 n-3
n-2 n-3
n
Refreshing
(after synchronization with IWDTCLK)
07FFh 07FEh
07FFh
07FFh
n-2
Page 580 of 1041