Comparator Input Select Register (Cmpsel0) - Renesas RX100 Series User Manual

RX13T Group
28.2.2

Comparator Input Select Register (CMPSEL0)

Address(es): CMPC0.CMPSEL0 000A 0C84h, CMPC1.CMPSEL0 000A 0CA4h, CMPC2.CMPSEL0 000A 0CC4h
b7 b6
— —
0 0
Value after reset:
Bit Symbol
b3 to b0 CMPSEL[3:0] Comparator Input Select*
b7 to b4 —
Note 1. Rewrite the CMPSEL[3:0] bits in the following procedure. Writing a value other than 0000b while the value of these bits is not
0000b is invalid. Writing 1 to two or more bits is also invalid. In both cases, the previous value is retained.
(1) Set the CMPCTL.COE bit to 0.
(2) Set the CMPSEL[3:0] bits to 0000b.
(3) Set a new value to the CMPSEL[3:0] bits (with 1 set in only one of the bits).
(4) Wait for the stabilization time for input selection. As for the value, refer to section 32, Electrical Characteristics.
(5) Set the CMPCTL.COE bit to 1.
(6) Set the corresponding interrupt status flag (IR) in the interrupt request register to 0.
R01UH0822EJ0100 Rev.1.00
Jul 31, 2019
b5 b4 b3 b2
— — CMPSEL[3:0]
0 0 0 0
Bit Name
1
Reserved
b1 b0
0 0
Description
 Comparator C0
b3 b0
0 0 0 0 : No input
0 0 0 1 : CMPC00 selected
0 0 1 0 : CMPC01 selected
0 1 0 0 : CMPC02 selected
1 0 0 0 : CMPC03 selected
Settings other than above are prohibited.
 Comparator C1
b3 b0
0 0 0 0 : No input
0 0 0 1 : CMPC10 selected
0 0 1 0 : CMPC11 selected
0 1 0 0 : CMPC12 selected
1 0 0 0 : CMPC13 selected
Settings other than above are prohibited.
 Comparator C2
b3 b0
0 0 0 0 : No input
0 0 0 1 : CMPC20 selected
0 0 1 0 : CMPC21 selected
0 1 0 0 : CMPC22 selected
Settings other than above are prohibited.
These bits are read as 0. The write value should be 0.
28. Comparator C (CMPC)
R/W
R/W
R/W
Page 892 of 1041