Packet Error Code (Pec); Smbus Host Notification Protocol (Notify Arp Master Command) - Renesas RX100 Series User Manual

32-bit mcu
Hide thumbs Also See for RX100 Series:
Table of Contents

Advertisement

RX13T Group
Start
S
1
SCL0
7-bit slave address
SDA0
BBSY
TDRE
TEND
RDRF
RDRFS
START
STOP
Figure 24.41
SMBus Timeout Measurement
24.12.2

Packet Error Code (PEC)

This MCU incorporates a CRC calculator. The CRC calculator enables transmission of a packet error code (PEC) or
checking the received data of the SMBus in data communication of the RIIC. For the CRC generating polynomials of the
CRC calculator, refer to section 25, CRC Calculator (CRC) .
The PEC data in master transmit mode can be generated by writing all transmit data to the CRC data input register
(CRCDIR) in the CRC calculator.
The PEC data in master receive mode can be checked by writing all receive data to CRCDIR in the CRC calculator and
comparing the obtained value in the CRC data output register (CRCDOR) with the received PEC data.
To send ACK or NACK according to the match or mismatch result when the final byte is received as a result of the PEC
code check, set the ICMR3.RDRFS bit to 1 before the rising edge of the eighth SCL clock cycle during reception of the
final byte, and hold the SCL0 line low at the falling edge of the eighth clock cycle.
24.12.3

SMBus Host Notification Protocol (Notify ARP Master Command)

In communications over an SMBus, a slave device can temporarily act as a master device to notify the SMBus host (or
ARP master) of its own slave address or to request its own slave address from the SMBus host.
For a product of this MCU to operate as an SMBus host (or ARP master), the host address (0001 000b) sent from the
slave device must be detected as a slave address, so the RIIC has a function for detecting the host address. To detect the
host address as a slave address, set the ICMR3.SMBS bit and the ICSER.HOAE bit to 1. Operation after the host address
has been detected is the same as normal slave operation.
R01UH0822EJ0100 Rev.1.00
Jul 31, 2019
Clk
ACK
T
LOW:MEXT
2
7
8
9
1
R/W
ACK
SMBus specification
T
: Total clock low-level extended period (slave device)
LOW:SEXT
T
: Total clock low-level extended period (master device)
LOW:MEXT
T
LOW:SEXT
Clk
ACK
T
LOW:MEXT
2
2
7
7
8
8
9
1
Data
ACK
Measured with the MTU
2
24. I
C-bus Interface (RIICa)
Clk
ACK
T
T
LOW:MEXT
LOW:MEXT
2
2
7
7
8
8
9
Data
A/NA
Page 796 of 1041
Stop
P

Advertisement

Table of Contents
loading

Table of Contents