Renesas RX100 Series User Manual page 660

32-bit mcu
Hide thumbs Also See for RX100 Series:
Table of Contents

Advertisement

RX13T Group
Synchronization clock
Serial data
SCR.TE bit
TXI interrupt flag
*1
(IRn in ICU
SSR.TEND flag
TXI interrupt request
generated
Data written to TDR in TXI
interrupt handling routine
Note 1. Refer to section 14, Interrupt Controller (ICUb) for details on the corresponding interrupt vector number.
Figure 23.24
Example of Serial Data Transmission in Clock Synchronous Mode When the CTS Function is Not
Used at the Beginning of Transmission
CTSn# pin
Synchronization clock
Serial data
SCR.TE bit
TXI interrupt flag
*1
(IRn in ICU
)
SSR.TEND flag
TXI interrupt request
generated
Data written to TDR in
TXI interrupt handling
routine
Note 1. Refer to section 14, Interrupt Controller (ICUb) for details on the corresponding interrupt vector number.
Figure 23.25
Example of Serial Data Transmission in Clock Synchronous Mode When the CTS Function is
Used at the Beginning of Transmission
R01UH0822EJ0100 Rev.1.00
Jul 31, 2019
Bit 0
)
TXI interrupt
request
generated
TXI interrupt
Request generated
Data written to TDR in
TXI interrupt handling
routine
23. Serial Communications Interface (SCIg, SCIh)
Bit 1
Bit 7
TXI interrupt
request
generated
Data written to TDR in
TXI interrupt handling
routine
1 frame
Bit 0
Bit 1
TXI interrupt request
generated
1 frame
Bit 0
Bit 1
Bit 7
TXI interrupt
request generated
Data written to TDR in TXI
interrupt handling routine
Bit 7
Data written to TDR in TXI
interrupt handling routine
Page 660 of 1041
Bit 0
Bit 0

Advertisement

Table of Contents
loading

Table of Contents