Flash Write Buffer Register L (Fwbl) - Renesas RX100 Series User Manual

RX13T Group
31.4.18

Flash Write Buffer Register L (FWBL)

Address(es): FLASH.FWBL 007F FF8Ch
b15 b14
0 0
Value after reset:
This register is used to set the lower 16 bits of the data for programming the ROM or the data for programming the E2
DataFlash.
The data for programming the E2 DataFlash should be set in bit 7 to bit 0.
Data can be written to this register in ROM P/E mode or E2 DataFlash P/E mode.
This register is initialized by a reset or setting the FRESETR.FRESET bit to 1. Data cannot be written to this register
while the FRESETR.FRESET bit is 1.
If this register is read while executing a software command set by the FEXCR register, an undefined value is read.
R01UH0822EJ0100 Rev.1.00
Jul 31, 2019
b13 b12 b11 b10
0 0 0 0
b9 b8 b7 b6
0 0 0 0
31. Flash Memory (FLASH)
b5 b4 b3 b2
0 0 0 0
Page 923 of 1041
b1 b0
0 0