Drive Capacity Control Register (Dscr) - Renesas RX100 Series User Manual

32-bit mcu
Hide thumbs Also See for RX100 Series:
Table of Contents

Advertisement

RX13T Group
17.3.8

Drive Capacity Control Register (DSCR)

Address(es): PORT1.DSCR 0008 C0E1h, PORT2.DSCR 0008 C0E2h, PORT7.DSCR 0008 C0E7h, PORT9.DSCR 0008 C0E9h,
PORTA.DSCR 0008 C0EAh, PORTB.DSCR 0008 C0EBh, PORTD.DSCR 0008 C0EDh
b7
b6
B7
B6
0
0
Value after reset:
Bit
Symbol
Bit Name
b0
B0
Pm0 Drive Capacity Control
b1
B1
Pm1 Drive Capacity Control
b2
B2
Pm2 Drive Capacity Control
b3
B3
Pm3 Drive Capacity Control
b4
B4
Pm4 Drive Capacity Control
b5
B5
Pm5 Drive Capacity Control
b6
B6
Pm6 Drive Capacity Control
b7
B7
Pm7 Drive Capacity Control
m = 1, 2, 7, 9, A, B, D
The bit corresponding to a pin with the fixed drive capacity can be read from or written to. However, the drive capacity
cannot be changed.
When high-drive output is selected, switching noise increases compared to when normal output is selected. Carefully
evaluate the effect of noise on the MCU caused by adjacent pins before selecting high-drive output.
The bit corresponding to a pin that does not exist is reserved. A reserved bit is read as 0. The write value should be 0.
R01UH0822EJ0100 Rev.1.00
Jul 31, 2019
b5
b4
b3
b2
B5
B4
B3
B2
0
0
0
0
b1
b0
B1
B0
0
0
Description
0: Normal drive output
1: High-drive output
17. I/O Ports
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Page 304 of 1041

Advertisement

Table of Contents
loading

Table of Contents