Slave Address Register Uy (Saruy) (Y = 0 To 2) - Renesas RX100 Series User Manual

32-bit mcu
Hide thumbs Also See for RX100 Series:
Table of Contents

Advertisement

RX13T Group
24.2.12

Slave Address Register Uy (SARUy) (y = 0 to 2)

Address(es): RIIC0.SARU0 0008 830Bh, RIIC0.SARU1 0008 830Dh, RIIC0.SARU2 0008 830Fh
b7
b6
Value after reset:
0
0
Bit
Symbol
Bit Name
b0
FS
7-Bit/10-Bit Address Format Select
b2, b1
SVA[1:0]
10-Bit Address Upper Bits
b7 to b3
Reserved
FS Bit (7-Bit/10-Bit Address Format Select)
This bit is used to select 7-bit address or 10-bit address for slave address y (in registers SARLy and SARUy).
When the ICSER.SARyE bit is set to 1 (registers SARLy and SARUy enabled) and the SARUy.FS bit is 0, the 7-bit
address format is selected for slave address y, the SARLy.SVA[6:0] bits setting is valid, and the settings of the SVA[1:0]
bits and the SARLy.SVA0 bit are ignored.
When the ICSER.SARyE bit is set to 1 (registers SARLy and SARUy enabled) and the SARUy.FS bit is 1, the 10-bit
address format is selected for slave address y and the settings of the SVA[1:0] bits and SARLy are valid.
While the ICSER.SARyE bit is 0 (registers SARLy and SARUy disabled), the setting of the SARUy.FS bit is invalid.
SVA[1:0] Bits (10-Bit Address Upper Bits)
When the 10-bit address format is selected (FS = 1), these bits function as the upper 2 bits of a 10-bit address.
When the ICSER.SARyE bit is set to 1 (SARLy and SARUy enabled) and the SARUy.FS bit is 1, these bits are valid.
While the SARUy.FS bit or SARyE bit is 0, the setting of these bits is ignored.
R01UH0822EJ0100 Rev.1.00
Jul 31, 2019
b5
b4
b3
b2
SVA[1:0]
0
0
0
0
b1
b0
FS
0
0
Description
0: The 7-bit address format is selected.
1: The 10-bit address format is selected.
A slave address is set.
These bits are read as 0. The write value should be 0.
2
24. I
C-bus Interface (RIICa)
R/W
R/W
R/W
R/W
Page 751 of 1041

Advertisement

Table of Contents
loading

Table of Contents