Flash Error Address Monitor Register H (Feamh); Flash Error Address Monitor Register L (Feaml) - Renesas RX100 Series User Manual

32-bit mcu
Hide thumbs Also See for RX100 Series:
Table of Contents

Advertisement

RX13T Group
31.4.21

Flash Error Address Monitor Register H (FEAMH)

Address(es): FLASH.FEAMH 007F C0BAh
b7
b6
0
0
Value after reset:
This register is used to check the address where the error has occurred if an error occurs during processing of a software
command. This register stores bit 19 to bit 16 of the address where the error has occurred for the program command or
blank check command, or it stores bit 19 to bit 16 of the beginning address of the area where the error has occurred for
the block erase command.
Since this register value becomes undefined if setting the FRESETR.FRESET bit to 1, read the value before error
processing.
If the software command terminates normally, this register stores bit 19 to bit 16 of the end address at execution of the
command.
Refer to Figure 31.1 and Figure 31.2 for details on the addresses of the flash memory.
31.4.22

Flash Error Address Monitor Register L (FEAML)

Address(es): FLASH.FEAML 007F C0B8h
b15
b14
Value after reset:
0
0
This register is used to check the address where the error has occurred if an error occurs during processing of a software
command. This register stores bit 15 to bit 0 of the address where the error has occurred for the program command or
blank check command, or it stores bit 15 to bit 0 of the beginning address of the area where the error has occurred for the
block erase command.
Since this register value becomes undefined if setting the FRESETR.FRESET bit to 1, read the value before error
processing.
When the software command is normally completed, this register stores bit 15 to bit 0 of the last address at execution of
the command.
When executing a software command for the ROM or the unique ID read command, lower 2 bits become 00b.
Refer to Figure 31.1 and Figure 31.2 for details on the addresses of the flash memory.
R01UH0822EJ0100 Rev.1.00
Jul 31, 2019
b5
b4
b3
b2
0
0
0
0
b13
b12
b11
b10
0
0
0
0
b1
b0
0
0
b9
b8
b7
b6
0
0
0
0
31. Flash Memory (FLASH)
b5
b4
b3
b2
0
0
0
0
Page 927 of 1041
b1
b0
0
0

Advertisement

Table of Contents
loading

Table of Contents