Oscillation Stabilization Flag Register (Oscovfsr) - Renesas RX100 Series User Manual

32-bit mcu
Hide thumbs Also See for RX100 Series:
Table of Contents

Advertisement

RX13T Group
9.2.9

Oscillation Stabilization Flag Register (OSCOVFSR)

Address(es): 0008 003Ch
b7
b6
0
0
Value after reset:
Bit
Symbol
Bit Name
b0
MOOVF
Main Clock Oscillation
Stabilization Flag
b1
Reserved
b2
PLOVF
PLL Clock Oscillation
Stabilization Flag
b3
HCOVF
HOCO Clock Oscillation
Stabilization Flag
b7 to b4
Reserved
Note 1. The HCOVF value after a reset is 1 when the HOCO oscillation enable bit in option function selection register 1
(OFS1.HOCOEN) is 0. The HCOVF value after a reset is 0 when the OFS1.HOCOEN bit is 1.
Note 2. When an appropriate value is set in the wait control register for each oscillator. If a set value (wait time) is not adequate, clock
supply starts before oscillation becomes stable.
The OSCOVFSR register monitors whether oscillation of each oscillator has become stable.
If a wait control register is provided for each oscillator, specify a wait time that is longer than or equal to the stabilization
time of the corresponding oscillation circuit.
MOOVF Flag (Main Clock Oscillation Stabilization Flag)
This flag indicates whether oscillation of the main clock is stable.
[Setting condition]
 After the MOSCCR.MOSTP bit is set to 0 (main clock oscillator is operating) when the MOSTP bit is 1 (main clock
oscillator is stopped), the corresponding time set in the MOSCWTCR register has elapsed and supply of the main
clock is started to the MCU internally.
[Clearing condition]
 After the MOSCCR.MOSTP bit is set to 1, the processing to stop the oscillation of the main clock oscillator is
completed.
PLOVF Flag (PLL Clock Oscillation Stabilization Flag)
This flag indicates whether oscillation of the PLL clock is stable.
[Setting condition]
After the PLLCR2.PLLEN is set to 0 (PLL is operating) when the PLLEN bit is 1 (PLL is stopped), the MOOVF flag
becomes 1, the PLL clock oscillation stabilization time (t
MCU internally.
[Clearing condition]
After the PLLCR2.PLLEN bit is set to 1, the processing to stop the oscillation of the PLL is completed.
HCOVF Flag (HOCO Clock Oscillation Stabilization Flag)
This flag indicates whether oscillation of the HOCO clock is stable.
[Setting condition]
 After the HOCOCR.HCSTP bit is set to 0 (HOCO is operating) when the HCSTP bit is 1 (HOCO is stopped),
R01UH0822EJ0100 Rev.1.00
Jul 31, 2019
b5
b4
b3
b2
HCOVF PLOVF
0
0
1
0
0/1*
Description
0: Main clock is stopped
1: Oscillation is stable and the clock can be used as the system clock*
This bit is read as 0. The write value should be 0.
0: PLL is stopped or not stabilized
1: Oscillation is stable and the clock can be used as the system clock
0: HOCO is stopped or not stabilized
1: Oscillation is stable and the clock can be used as the system clock*
These bits are read as 0. The write value should be 0.
b1
b0
MOOV
F
0
0
) has elapsed, and supply of the PLL clock is started to the
PLL
9. Clock Generation Circuit
R/W
R
2
R/W
R
R
2
R/W
Page 140 of 1041

Advertisement

Table of Contents
loading

Table of Contents