A/D Disconnection Detection Control Register (Addiscr) - Renesas RX100 Series User Manual

32-bit mcu
Hide thumbs Also See for RX100 Series:
Table of Contents

Advertisement

RX13T Group
26.2.15

A/D Disconnection Detection Control Register (ADDISCR)

Address(es): S12AD.ADDISCR 0008 907Ah
b7
b6
Value after reset:
0
0
Bit
Symbol
b4 to b0
ADNDIS[4:0]
b7 to b5
ADDISCR sets the disconnection detection assist function.
ADNDIS[4:0] Bits (A/D Disconnection Detection Assist Setting)
These bits select either precharge or discharge and the period of precharge/discharge for the A/D disconnection detection
assist function. Setting the ADNDIS[4] bit = 1 allows to select precharge and setting the ADNDIS[4] bit = 0 allows to
select discharge. The period of precharge/discharge can be set with the ADNDIS[3:0] bits. When the ADNDIS[3:0] bits
= 0000b, the disconnection detection assist function is not effective. Setting of the ADNDIS[3:0] bits to 0001b is
prohibited. Except for the case of ADNDIS[3:0] = 0000b or 0001b, the specified value indicates the number of states for
the period of precharge/discharge. The ADNDIS[4:0] bits should be set when the ADCSR.ADST bit is 0. When
ADNDIS[3:0] are set to any value other than 0000b and the disconnection detection assist function is enabled, the
channel-dedicated disconnection detection assist function is also enabled. Be sure to secure the wait time for the sample-
and-hold circuit when using the channel-dedicated disconnection detection assist function.
When the ADEXICR.OCSA bit is set to 1 to perform A/D conversion of the internal reference voltage, ADNDIS[4:0] are
automatically fixed to 0Fh, and discharging is executed prior to A/D conversion (auto-discharging). An auto-discharge
period of 15 ADCLK cycles is inserted before sampling each time the internal reference voltage is A/D-converted.
R01UH0822EJ0100 Rev.1.00
Jul 31, 2019
b5
b4
b3
b2
ADNDIS[4:0]
0
0
0
0
Bit Name
Description
A/D Disconnection
b4 ADNDIS[4]: Discharge/precharge selected
Detection Assist Setting
0: Discharge
1: Precharge
b3 to b0 ADNDIS[3:0]: Discharge/precharge period
Reserved
These bits are read as 0. The write value should be 0.
b1
b0
0
0
26. 12-Bit A/D Converter (S12ADF)
Page 833 of 1041
R/W
R/W
R/W

Advertisement

Table of Contents
loading

Table of Contents