Timer Start Registers (Tstra, Tstr) - Renesas RX100 Series User Manual

RX13T Group
19.2.16

Timer Start Registers (TSTRA, TSTR)

 MTU.TSTRA (for MTU0, MTU1, MTU2, MTU3, and MTU4)
Address(es): MTU.TSTRA 0009 5280h
b7 b6
CST4 CST3
Value after reset: 0 0
Bit Symbol
b0 CST0
b1 CST1
b2 CST2
b5 to b3 —
b6 CST3
b7 CST4
Note: When 1 is written to a bit in TCSYSTR, the corresponding bit in TSTRA is also set to 1 automatically.
The TSTRA register starts or stops TCNT operation in MTU0 to MTU4.
TSTR starts or stops TCNT operation in MTU5.
Before setting the operating mode in TMDR1 or setting the TCNT count clock in TCR, be sure to stop the TCNT
counter.
CSTn Bits (Counter Start n) (n = 0, 1, 2, 3, 4)
Each bit starts or stops TCNT in the corresponding channel.
If 0 is written to the CSTn bit during operation with the MTIOC pin designated for output, the counter stops. At this time,
initial output level specified in the TOCR1A or TOCR2A register is output from the MTIOC pin in complementary
PWM mode or reset-synchronized PWM mode. In any mode other than complementary PWM mode and reset
synchronous PWM mode, the output compare signal level from the MTIOC pin is retained. If TIOR is written to while
the CSTn bit is 0, the pin output level will be changed to the specified initial output value.
R01UH0822EJ0100 Rev.1.00
Jul 31, 2019
b5 b4 b3 b2
— — — CST2
0 0 0 0
Bit Name Description
Counter Start 0 0: MTU0.TCNT counting is stopped
1: MTU0.TCNT performs count operation
Counter Start 1 0: MTU1.TCNT counting is stopped
1: MTU1.TCNT performs count operation
Counter Start 2 0: MTU2.TCNT counting is stopped
1: MTU2.TCNT performs count operation
Reserved These bits are read as 0. The write value should be 0.
Counter Start 3 0: MTU3.TCNT counting is stopped
1: MTU3.TCNT performs count operation
Counter Start 4 0: MTU4.TCNT counting is stopped
1: MTU4.TCNT performs count operation
19. Multi-Function Timer Pulse Unit 3 (MTU3c)
b1 b0
CST1 CST0
0 0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Page 357 of 1041