Buffer Operation - Renesas RX100 Series User Manual

32-bit mcu
Hide thumbs Also See for RX100 Series:
Table of Contents

Advertisement

RX13T Group
19.3.3

Buffer Operation

Buffer operation, provided for MTU0, MTU3, and MTU4, enables TGRC and TGRD to be used as buffer registers. In
MTU0, TGRF can also be used as a buffer register.
Buffer operation differs depending on whether TGR has been designated as an input capture register or as a compare
match register.
Note:
MTU0.TGRE cannot be designated as an input capture register and can only operate as a compare match
register.
Table 19.46 shows the register combinations used in buffer operation.
Table 19.46
Register Combinations in Buffer Operation
Channel
Timer General Register
MTU0
TGRA
TGRB
TGRE
MTU3
TGRA
TGRB
MTU4
TGRA
TGRB
 When TGR is an output compare register
When a compare match occurs, the value in the buffer register for the corresponding channel is transferred to the timer
general register.
This operation is illustrated in Figure 19.14 .
register
Figure 19.14
Compare Match Buffer Operation
 When TGR is an input capture register
When an input capture occurs, the value in TCNT is transferred to TGR and the value previously held in TGR is
transferred to the buffer register.
This operation is illustrated in Figure 19.15 .
Input capture
signal
Figure 19.15
Input Capture Buffer Operation
R01UH0822EJ0100 Rev.1.00
Jul 31, 2019
Compare match signal
Buffer
Timer general
Buffer
register
19. Multi-Function Timer Pulse Unit 3 (MTU3c)
Buffer Register
TGRC
TGRD
TGRF
TGRC
TGRD
TGRC
TGRD
Comparator
register
Timer general
register
TCNT
TCNT
Page 395 of 1041

Advertisement

Table of Contents
loading

Table of Contents