Timer Interrupt Skipping Counter 2 (Titcnt2A) - Renesas RX100 Series User Manual

32-bit mcu
Hide thumbs Also See for RX100 Series:
Table of Contents

Advertisement

RX13T Group
19.2.41

Timer Interrupt Skipping Counter 2 (TITCNT2A)

Address(es): MTU.TITCNT2A 0009 523Ch
b7
b6
Value after reset:
0
0
Bit
Symbol
b2 to b0
TRG4CNT[2:0]
b7 to b3
TITCNT2A starts counting from the values set in the TRG4COR[2:0] bits and the count decrements every time
TRG4AN or TRG4BN (TITCNT2A) is generated is generated. When the count reaches 0 and is reloaded, the TRG4AN
and TRG4BN interrupts become valid.
TRG4CNT[2:0] Bits (TRG4AN/TRG4BN Interrupt Counter)
These bits start counting from the value set in the TRG4COR[2:0] bits and the count decrements every time a TRG4AN
or TRG4BN interrupt is generated. When the count reaches 0 and is reloaded, the TRG4AN and TRG4BN interrupts
become valid.
[Clearing conditions]
 When the TITM bit in TITMRA is 0
 When the TRG4COR[2:0] bits in TITCR2A are set to 000b
 When the count of TRG4AN and TRG4BN occurrence matches the TRG4COR[2:0] value in TITCR2A
R01UH0822EJ0100 Rev.1.00
Jul 31, 2019
b5
b4
b3
b2
TRG4CNT[2:0]
0
0
0
0
Bit Name
TRG4AN/TRG4BN
Interrupt Counter
Reserved
19. Multi-Function Timer Pulse Unit 3 (MTU3c)
b1
b0
0
0
Description
These bits start counting from the value set in TRG4COR[2:0]
and the count decrements every time TRG4AN or TRG4BN is
generated. When the count reaches 0 and is reloaded, the
TRG4AN and TRG4BN interrupts become valid.
These bits are read as 0.
R/W
R
R
Page 385 of 1041

Advertisement

Table of Contents
loading

Table of Contents