Sign In
Upload
Manuals
Brands
Texas Instruments Manuals
Microcontrollers
Concerto F28M36H53B2
Texas Instruments Concerto F28M36H53B2 Manuals
Manuals and User Guides for Texas Instruments Concerto F28M36H53B2. We have
1
Texas Instruments Concerto F28M36H53B2 manual available for free PDF download: Technical Reference Manual
Texas Instruments Concerto F28M36H53B2 Technical Reference Manual (1692 pages)
Brand:
Texas Instruments
| Category:
Microcontrollers
| Size: 11.55 MB
Table of Contents
Section 1
2
Table of Contents
2
Section 2
9
List of Figures
23
Preface
79
System Control and Interrupts
80
Signal Description
81
Signals for System Control and Clocks
81
Device Identification
82
System Control Functional Description
82
Device Configuration Registers
83
Device Level Reset Sources
83
Master Subsystem Device Configuration
83
Reset Control
83
Device Level Reset Sources
84
Device Bring-Up Time Line
85
Resets Connectivity
89
Handling of Resets at System Level
90
Master Subsystem Rests, Signals and Effects
90
Control Subsystem Resets, Signals and Effects
93
WIR Mode
93
EMU0/1 Pin Values for wir Mode
94
Entering wir Mode
94
Exiting wir Mode
95
Master and Control Subsystem wir Mode Flow
95
Exceptions and Interrupts Control
96
Master Subsystem Nested Vectored Interrupt Controller
96
Master Subsystem Exceptions
97
Master Subsystem Exceptions Handling
97
Master Subsystem Non-Maskable Interrupt (MNMI) Module
98
Master Subsystem NMI Sources and MNMIWD
99
Control Subsystem PIE
101
PIE Interrupts Multiplexing
102
CPU Level Interrupt Handling
104
Enabling Interrupt
105
Interrupt Vector Table Mapping
105
Control Subsystem C28X Processor after Reset Flow
106
Vector Table Mapping after Reset Operation
106
PIE Interrupt Sources and External Interrupts XINT1/XINT2/XINT3
107
Multiplexed Interrupt Request Flow
109
PIE Vector Table
111
PIE Vector Table Mapping
111
Control Subsystem Exceptions Handling
117
Control Subsystem NMI (CNMI) Module
117
Control Subsystem NMI Sources and CNMIWD
118
Access to EALLOW-Protected Registers
120
Safety Features
120
Write Protection on Registers
120
Missing Clock Detection Logic
121
Reference Clock Limits for Detecting a Missing Clock
122
Missing Clock Detection Logic
123
Control Subsystem PIE Vector Address Validity Check
124
PLLSLIP Detection
124
Nmiwds
125
Watchdog Timers
125
Clock Control
126
ECC and Parity Enabled Rams, Shared Rams Protection
126
ECC Enabled Flash Memory
126
Power Control
126
Clock Sources
127
Plls
128
Master Subsystem Clocking
129
Master Subsystem Clocks and Low Power Mode Configuration
129
Control Subsystem Clocking
131
Control Subsystem Clocks and Low Power Mode Configuration
132
Control Subsystem Peripherals Clocking
134
Clocking Control Semaphore Functionality
135
ACIB and Analog Peripherals Clocking
136
Configuring XCLKOUT
136
32-Bit CPU Timers 0/1/2
137
CPU-Timer Interrupts Signals and Output Signal
137
CPU-Timers
137
CPU-Timers 0, 1, 2 Configuration and Control Registers
138
Timerxtim Register (X = 0, 1, 2)
138
Timerxtim Register Field Descriptions
138
Timerxtimh Register (X = 0, 1, 2)
138
Timerxprd Register (X = 0, 1, 2)
139
Timerxprd Register Field Descriptions
139
Timerxprdh Register (X = 0, 1, 2)
139
Timerxprdh Register Field Descriptions
139
Timerxtcr Register (X = 0, 1, 2)
139
Timerxtcr Register Field Descriptions
139
Timerxtimh Register Field Descriptions
139
Timerxtpr Register (X = 0, 1, 2)
140
Timerxtpr Register Field Descriptions
140
Device Low Power Modes for Active Power Reduction
141
Low Power Modes
141
Timerxtprh Register (X = 0, 1, 2)
141
Timerxtprh Register Field Descriptions
141
M3 Subsystem Low-Power Modes
142
Low-Power Modes Configuration
144
Code Security Module (CSM)
145
Functional Description
145
Master Subsystem Secure RAM Zone Selection
145
Security Levels
146
CSM Impact on Other On-Chip Resources
148
Incorporating Code Security in User Applications
148
M3 Zone1 - Reserved Locations in Flash Memory
148
OTPSECLOCK - Reserved Locations in OTP Memory
148
C28X - Reserved Locations in Flash Memory
149
M3 Zone2 - Reserved Locations in Flash Memory
149
CSM Password Match Flow
151
Zone Security Status
153
ECSL Password Match Flow
154
Do's and Don'ts to Protect Security Logic
156
Functional Description
156
Zone ECSL Status
156
Μcrc Module
156
CRC Calculation for Data Stored in Secure Memory
157
CRC Calculation Procedure
157
CRC Polynomials
157
Inter Processor Communications (IPC)
157
IPC Flags and Interrupts
158
IPC MSG RAM Read/Write Accesses
158
Msgrams
158
Messaging with IPC Flags and Interrupts
159
MTOCIPC Communication
159
CTOMIPC Communication
160
Examples for Software IPC Procedure
161
IPC Message Registers
161
CTOMIPC Message Registers
162
Flash Pump Semaphore
162
MTOCIPC Message Registers
162
Clock Configuration Semaphore
163
Flash Pump Allocation for Different States of Flash Pump Semaphore
163
Mastership of Clock Configuration Registers for Different States of Clock Configuration Semaphore
164
Free Running Counter
165
System Control Registers
166
System Control, Configuration Register Map
166
System Control, Configuration Registers Address Map
166
Device Identification 0 (DID0) Register
174
Device Identification 0 (DID0) Register Field Descriptions
174
Device Identification 1 (DID1) Register
174
Device Identification 1 (DID1) Register Field Descriptions
174
Device Identification and Device Configuration
174
Device Configuration 1 (DC1) Register
175
Device Configuration 1 (DC1) Register Field Descriptions
175
Device Configuration 2 (DC2) Register
176
Device Configuration 2 (DC2) Register Field Descriptions
176
Device Configuration 4 (DC4) Register
178
Device Configuration 4 (DC4) Register Field Descriptions
178
Device Configuration 10 (DC10) Register
180
Device Configuration 10 (DC10) Register Field Descriptions
180
Device Configuration 6 (DC6) Register
180
Device Configuration 6 (DC6) Register Field Descriptions
180
Device Configuration 7 (DC7) Register
181
Device Configuration 7 (DC7) Register Field Descriptions
181
General Purpose Input/Output Peripheral Present (PPGPIO) Register
181
General Purpose Input/Output Peripheral Present (PPGPIO) Register Field Descriptions
181
Master Subsystem Configuration (MCNF) Register
183
Master Subsystem Configuration (MCNF) Register Field Descriptions
183
Master Subsystem: ACIB Status (MCIBSTATUS) Register Field Descriptions
184
Master Subystem: ACIB Status (MCIBSTATUS) Register
184
Serial Port Loop Back Control (SERPLOOP) Register
184
Serial Port Loop Back Control (SERPLOOP) Register Field Descriptions
184
C28 Device ID (CDID) Register
185
C28 Device ID (CDID) Register Field Descriptions
185
C28 Device Part ID (PARTID) Register
185
C28 Device Part ID (PARTID) Register Field Descriptions
185
C28 Revision ID (REVID) Register
185
C28 Revision ID (REVID) Register Field Descriptions
185
Control Subsystem Device Configuration (DEVICECNF) Register
186
Control Subsystem Device Configuration (DEVICECNF) Register Field Descriptions
186
Control Subsystem Peripheral Configuration 0 (CCNF0) Register
186
Control Subsystem Peripheral Configuration 0 (CCNF0) Register Field Descriptions
187
Control Subsystem Peripheral Configuration 1 (CCNF1) Register
187
Control Subsystem Peripheral Configuration 1 (CCNF1) Register Field Descriptions
187
Control Subsystem Peripheral Configuration 2 (CCNF2) Register
188
Control Subsystem Peripheral Configuration 2 (CCNF2) Register Field Descriptions
188
Control Subsystem Peripheral Configuration 3 (CCNF3) Register
189
Control Subsystem Peripheral Configuration 3 (CCNF3) Register Field Descriptions
189
Control Subsystem Peripheral Configuration 4 (CCNF4) Register
190
Control Subsystem Peripheral Configuration 4 (CCNF4) Register Field Descriptions
190
Master Subsystem Memory Configuration (MEMCNF) Register
190
Master Subsystem Memory Configuration (MEMCNF) Register Field Descriptions
190
Control Subsystem Reset Status (CRESSTS) Register
191
Control Subsystem Reset Status (CRESSTS) Register Field Descriptions
191
Reset Control and Status Registers
191
Subsystem Reset Configuration/Control (CRESCNF) Register
191
Subsystem Reset Configuration/Control (CRESCNF) Register Field Descriptions
191
Master Reset Cause (MRESC) Register
193
Master Reset Cause (MRESC) Register Field Descriptions
193
C28 Reset Cause Register (CRESC) Register
194
C28 Reset Cause Register (CRESC) Register Field Descriptions
194
Software Reset Control 0 (SRCR0) Register
195
Software Reset Control 0 (SRCR0) Register Field Descriptions
195
Software Reset Control 1 (SRCR1) Register
196
Software Reset Control 1 (SRCR1) Register Field Descriptions
196
Software Reset Control 2 (SRCR2) Register
197
Software Reset Control 2 (SRCR2) Register Field Descriptions
197
Software Reset Control 3 (SRCR3) Register
198
General-Purpose Input/Output Software Reset Control (SRGPIO) Register
199
General-Purpose Input/Output Software Reset Control (SRGPIO) Register Field Descriptions
199
Software Reset Control 3 (SRCR3) Register Field Descriptions
199
C28 Wait-In-Reset (CWIR) Register
201
C28 Wait-In-Reset (CWIR) Register Field Descriptions
201
Master Subsystem Wait-In-Reset (MWIR) Register
201
Master Subsystem Wait-In-Reset (MWIR) Register Field Descriptions
201
WIRMODE Registers
201
Exception and Interrupts
202
M3NMI Configuration (MNMICFG) Register
202
M3NMI Configuration (MNMICFG) Register Field Descriptions
202
M3NMI Flag (MNMIFLG) Register
203
M3NMI Flag (MNMIFLG) Register Field Descriptions
203
M3NMI Flag Clear (MNMIFLGCLR) Register
204
M3NMI Flag Clear (MNMIFLGCLR) Register Field Descriptions
204
M3NMI Flag Force (MNMIFLGFRC) Register
205
M3NMI Flag Force (MNMIFLGFRC) Register Field Descriptions
205
M3NMI Watchdog Counter (MNMIWDCNT) Register
206
M3NMI Watchdog Counter (MNMIWDCNT) Register Field Descriptions
206
M3NMI Watchdog Period (MNMIWDPRD) Register
206
M3NMI Watchdog Period (MNMIWDPRD) Register Field Descriptions
206
C28 NMI Configuration (CNMICFG) Register
207
C28 NMI Configuration (CNMICFG) Register Field Descriptions
207
C28 NMI Flag (CNMIFLG) Register
208
C28 NMI Flag (CNMIFLG) Register Field Descriptions
208
C28 NMI Flag Clear (CNMIFLGCLR) Register
209
C28 NMI Flag Clear (CNMIFLGCLR) Register Field Descriptions
209
C28 NMI Flag Force (CNMIFLGFRC) Register
210
C28 NMI Flag Force (CNMIFLGFRC) Register Field Descriptions
210
C28 NMI Watchdog Counter (CNMIWDCNT) Register
210
C28 NMI Watchdog Counter (CNMIWDCNT) Register Field Descriptions
210
C28 NMI Watchdog Period (CNMIWDPRD) Register
211
C28 NMI Watchdog Period (CNMIWDPRD) Register Field Descriptions
211
PIE, Acknowledge (PIEACK) Register
211
PIE, Control (PIECTRL) Register
211
PIE, Control (PIECTRL) Register Field Descriptions
211
PIE, Acknowledge (PIEACK) Register Field Descriptions
212
PIE, Intx Group Enable Register (Pieierx) (X = 1 to 12)
212
PIE, Intx Group Enable Register (Pieierx) (X = 1 to 12) Field Descriptions
212
PIE, Intx Group Flag Register (Pieifrx) (X = 1 to 12)
213
PIE, Intx Group Flag Register (Pieifrx) (X = 1 to 12) Field Descriptions
213
CPU Interrupt Flag Register (IFR)
214
CPU Interrupt Flag Register Field Descriptions (IFR)
214
CPU Interrupt Enable Register (IER)
216
CPU Interrupt Enable Register (IER) Field Descriptions
216
Debug Interrupt Enable Register (DBGIER)
217
Debug Interrupt Enable Register (DBGIER) Field Descriptions
217
C28 External Interrupt 1 Configuration Register (XINT1CR)
219
C28 External Interrupt 1 Configuration Register (XINT1CR) Field Descriptions
219
C28 External Interrupt 2 Configuration Register (XINT2CR)
219
C28 External Interrupt 2 Configuration Register (XINT2CR) Field Descriptions
219
C28 External Interrupt 3 Configuration Register (XINT3CR)
219
C28 External Interrupt 1 Counter Register (XINT1CTR)
220
C28 External Interrupt 1 Counter Register (XINT1CTR) Field Descriptions
220
C28 External Interrupt 2 Counter Register (XINT2CTR)
220
C28 External Interrupt 2 Counter Register (XINT2CTR) Field Descriptions
220
C28 External Interrupt 3 Configuration Register (XINT3CR) Field Descriptions
220
C28 External Interrupt 3 Counter Register (XINT3CTR)
221
C28 External Interrupt 3 Counter Register (XINT3CTR) Field Descriptions
221
System PLL Configuration (SYSPLLCTL) Register
221
System PLL Configuration (SYSPLLCTL) Register Field Descriptions
221
Control Subsystem Clock Disable (CCLKOFF) Register
222
Control Subsystem Clock Disable (CCLKOFF) Register Field Descriptions
222
M3 Configuration Lock (MLOCK) Register
222
M3 Configuration Write Allow (MWRALLOW) Register
222
M3 Configuration Write Allow (MWRALLOW) Register Field Descriptions
222
Safety Control Registers
222
M3 Configuration Lock (MLOCK) Register Field Descriptions
223
Missing Clock Force (MCLKFRCCLR) Register
223
Missing Clock Status (MCLKSTS) Register
223
Missing Clock Status (MCLKSTS) Register Field Descriptions
223
Missing Clock Enable (MCLKEN) Register
224
Missing Clock Enable (MCLKEN) Register Field Descriptions
224
Missing Clock Force (MCLKFRCCLR) Register Field Descriptions
224
Missing Clock Reference Limit (MCLKLIMIT) Register
224
C28 USER_SWREG1 Register
225
C28 USER_SWREG1 Register Field Descriptions
225
C28_USER_SWREG2 Register
225
C28_USER_SWREG2 Register Field Descriptions
225
Missing Clock Reference Limit (MCLKLIMIT) Register Field Descriptions
225
Clocking Control Registers
226
System Clock Divider (SYSDIVSEL) Register
226
System PLL Multiplier (SYSPLLMULT) Register
226
System PLL Multiplier (SYSPLLMULT) Register Field Descriptions
226
Master Subsystem Clock Divider (M3SSDIVSEL) Register
227
System Clock Divider (SYSDIVSEL) Register Field Descriptions
227
System PLL Lock Status (SYSPLLSTS) Register
227
System PLL Lock Status (SYSPLLSTS) Register Field Descriptions
227
Master Subsystem Clock Divider (M3SSDIVSEL) Register Field Descriptions
228
USB PLL Configuration (UPLLCTL) Register
228
USB PLL Configuration (UPLLCTL) Register Field Descriptions
228
XPLL CLKOUT Control (XPLLCLKCFG) Register
228
XPLL CLKOUT Control (XPLLCLKCFG) Register Field Descriptions
228
USB PLL Multiplier (UPLLMULT) Register
229
USB PLL Multiplier (UPLLMULT) Register Field Descriptions
229
Bit Clock Source Selection for CAN0 (CAN0BCLKSEL) Register
230
Bit Clock Source Selection for CAN0 (CAN0BCLKSEL) Register Field Descriptions
230
Bit Clock Source Selection for CAN1 (CAN1BCLKSEL) Register
230
USB PLL Lock Status (UPLLSTS) Register
230
USB PLL Lock Status (UPLLSTS) Register Field Descriptions
230
Bit Clock Source Selection for CAN1 (CAN1BCLKSEL) Register Field Descriptions
231
Master GPIO High Performance Bus Control (GPIOHBCTL) Register
231
Master GPIO High Performance Bus Control (GPIOHBCTL) Register Field Descriptions
231
Run Mode Clock Configuration (RCC) Register
231
Run Mode Clock Configuration (RCC) Register Field Descriptions
231
Run Mode Clock Gating Control Register 0 (RCGC0)
232
Run Mode Clock Gating Control Register 0 (RCGC0) Field Descriptions
232
Deep Sleep Mode Clock Gating Control Register 0 (DCGC0)
233
Deep Sleep Mode Clock Gating Control Register 0 (DCGC0) Field Descriptions
233
Sleep Mode Clock Gating Control Register 0 (SCGC0)
233
Sleep Mode Clock Gating Control Register 0 (SCGC0) Field Descriptions
233
Run Mode Clock Gating Control Register 1 (RCGC1)
234
Run Mode Clock Gating Control Register 1 (RCGC1) Field Descriptions
234
Sleep Mode Clock Gating Control Register 1 (SCGC1)
235
Sleep Mode Clock Gating Control Register 1 (SCGC1) Field Descriptions
235
Deep Sleep Mode Clock Gating Control Register 1 (DCGC1)
237
Deep Sleep Mode Clock Gating Control Register 1 (DCGC1) Field Descriptions
237
Run Mode Clock Gating Control Register 2 (RCGC2)
238
Run Mode Clock Gating Control Register 2 (RCGC2) Field Descriptions
238
Sleep Mode Clock Gating Control Register 2 (SCGC2)
240
Sleep Mode Clock Gating Control Register 2 (SCGC2) Field Descriptions
240
Deep Sleep Mode Clock Gating Control Register 2 (DCGC2)
242
Deep Sleep Mode Clock Gating Control Register 2 (DCGC2) Field Descriptions
242
Run Mode Clock Gating Control Register 3 (RCGC3)
243
Run Mode Clock Gating Control Register 3 (RCGC3) Field Descriptions
243
Sleep Mode Clock Gating Control Register 3 (SCGC3)
243
Deep Sleep Mode Clock Gating Control Register 3 (DCGC3)
244
Deep Sleep Mode Clock Gating Control Register 3 (DCGC3) Field Descriptions
244
Sleep Mode Clock Gating Control Register 3 (SCGC3) Field Descriptions
244
General-Purpose Run Mode Clock Gating Control Register (RCGCGPIO)
245
General-Purpose Run Mode Clock Gating Control Register (RCGCGPIO) Field Descriptions
245
General-Purpose Sleep Mode Clock Gating Control Register (SCGCGPIO)
246
General-Purpose Sleep Mode Clock Gating Control Register (SCGCGPIO) Field Descriptions
246
General-Purpose Deep-Sleep Mode Clock Gating Control Register (DCGCGPIO)
247
General-Purpose Deep-Sleep Mode Clock Gating Control Register (DCGCGPIO) Field Descriptions
247
Deep Sleep Clock Configuration (DSLPCLKCFG) Register
248
Deep Sleep Clock Configuration (DSLPCLKCFG) Register Field Descriptions
248
C28 CPU Timer 2 Clock Configuration (CLKCTL) Register
249
C28 CPU Timer 2 Clock Configuration (CLKCTL) Register Field Descriptions
249
Peripheral Clock Control Register 0 (PCLKCR0)
249
Peripheral Clock Control Register 0 (PCLKCR0) Register Field Descriptions
250
Peripheral Clock Control Register 1 (PCLKCR1)
250
Peripheral Clock Control Register 1 (PCLKCR1) Register Field Descriptions
250
Peripheral Clock Control Register 2 (PCLKCR2)
251
Peripheral Clock Control Register 2 (PCLKCR2) Register Field Descriptions
251
Peripheral Clock Control Register 3 (PCLKCR3)
252
Peripheral Clock Control Register 3 (PCLKCR3) Register Field Descriptions
252
High-Speed Clock Prescaler (CHISPCP) Register
253
High-Speed Clock Prescaler (CHISPCP) Register Field Descriptions
253
Low-Speed Clock Prescaler (CLOSPCP) Register
253
Low-Speed Clock Prescaler (CLOSPCP) Register Field Descriptions
253
C28 XCLKOUT Divider Register (CXCLK)
254
C28 XCLKOUT Divider Register (CXCLK) Field Descriptions
254
Master Subsystem Code Security Module (CSM) Registers
255
Z1_CSMKEY0 Register
255
Z1_CSMKEY0 Register Field Descriptions
255
Z1_CSMKEY1 Register
255
Z1_CSMKEY1 Register Field Descriptions
255
Z1_CSMKEY2 Register
255
Z1_CSMKEY2 Register Field Descriptions
255
Z1_CSMKEY3 Register
255
Z1_CSMKEY3 Register Field Descriptions
256
Z1_ECSLKEY0 Register
256
Z1_ECSLKEY0 Register Field Descriptions
256
Z1_ECSLKEY1 Register
256
Z1_ECSLKEY1 Register Field Descriptions
256
Z2_CSMKEY0 Register
256
Z2_CSMKEY0 Register Field Descriptions
256
Z2_CSMKEY1 Register
257
Z2_CSMKEY1 Register Field Descriptions
257
Z2_CSMKEY2 Register
257
Z2_CSMKEY2 Register Field Descriptions
257
Z2_CSMKEY3 Register
257
Z2_CSMKEY3 Register Field Descriptions
257
Z2_ECSLKEY0 Register
257
Z1_CSMCR Register
258
Z1_CSMCR Register Field Descriptions
258
Z2_ECSLKEY0 Register Field Descriptions
258
Z2_ECSLKEY1 Register
258
Z2_ECSLKEY1 Register Field Descriptions
258
Z2_CSMCR Register
259
Z2_CSMCR Register Field Descriptions
260
Z1_GRABSECTR Register
261
Z1_GRABSECTR Register Field Descriptions
261
Z1_GRABRAMR Register
263
Z1_GRABRAMR Register Field Descriptions
263
Z2_GRABSECTR Register
264
Z2_GRABSECTR Register Field Descriptions
264
Z2_GRABRAMR Register
265
Z2_GRABRAMR Register Field Descriptions
265
Z1_EXEONLYR Register
267
Z1_EXEONLYR Register Field Descriptions
267
Z2_EXEONLYR Register
268
Z2_EXEONLYR Register Field Descriptions
268
OTPSECLOCK Register
269
OTPSECLOCK Register Field Descriptions
269
Control Subsystem Code Security Module (CSM) Registers
271
CSMKEY0 Register Field Descriptions
271
CSMKEY1 Register
271
CSMKEY1 Register Field Descriptions
271
CSMKEY2 Register
271
CSMKEY2 Register Field Descriptions
271
CSMKEY3 Register
271
Z1_CSMKEY0 Register
271
CSMCR Register
272
CSMCR Register Field Descriptions
272
CSMKEY3 Register Field Descriptions
272
ECSLKEY0 Register
273
ECSLKEY0 Register Field Descriptions
273
ECSLKEY1 Register
273
ECSLKEY1 Register Field Descriptions
273
EXEONLYR Register
274
EXEONLYR Register Field Description
274
Μcrc Register Description
275
Μcrc Register Summary
275
Μcrcconfig Register
276
Μcrcconfig Register Field Descriptions
276
Μcrccontrol Register
276
Μcrccontrol Register Field Descriptions
276
Μcrcres Register
276
M3 to C28 IPC Set (MTOCIPCSET) Field Descriptions
277
M3 to C28 IPC Set (MTOCIPCSET) Register
277
Master Subsystem IPC Registers
277
Μcrcres Register Field Descriptions
277
M3 to C28 IPC Clear (MTOCIPCCLR) Register
279
M3 to C28 IPC Clear (MTOCIPCCLR) Register Field Descriptions
279
M3 to C28 Core Flag (MTOCIPCFLG) Register
281
M3 to C28 Core Flag (MTOCIPCFLG) Register Field Descriptions
281
M3 to C28 Core IPC Acknowledge (CTOMIPCACK) Register
283
M3 to C28 Core IPC Acknowledge (CTOMIPCACK) Register Field Descriptions
283
C28 to M3 Core IPC Status (CTOMIPCSTS) Register
285
C28 to M3 Core IPC Status (CTOMIPCSTS) Register Field Descriptions
285
M3 Flash Semaphore Field Descriptions
287
M3 Flash Semaphore Register
287
Control Subsystem IPC Registers
288
CTOMIPCSET Register
288
M3 Clock Semaphore Register
288
M3 Flash Semaphore Field Descriptions
288
CTOMIPCSET Register Field Descriptions
289
CTOMIPCCLR Register
291
CTOMIPCCLR Register Field Descriptions
291
CTOMIPCFLG Register
293
CTOMIPCFLG Register Field Descriptions
293
MTOCIPCACK Register
295
MTOCIPCACK Register Field Descriptions
295
MTOCIPCSTS Register
297
MTOCIPCSTS Register Field Descriptions
297
C28 Flash Semaphore Field Descriptions
298
C28 Flash Semaphore Register
298
C28 Clock Semaphore Field Descriptions
299
C28 Clock Semaphore Register
299
CTOMIPCCOM Register
300
CTOMIPCCOM Register Field Descriptions
300
Master and Control Subsystem IPC Registers
300
MIPCCOUNTERH Register
300
MIPCCOUNTERH Register Field Descriptions
300
MIPCCOUNTERL Register
300
MIPCCOUNTERL Register Field Descriptions
300
CTOMIPCADDR Register
301
CTOMIPCADDR Register Field Descriptions
301
CTOMIPCDATAR Register
301
CTOMIPCDATAR Register Field Descriptions
301
CTOMIPCDATAW Register
301
CTOMIPCDATAW Register Field Descriptions
301
MTOCIPCCOM Register
301
MTOCIPCCOM Register Field Descriptions
302
CTOMIPCBOOTSTS Register
303
MTOCIPCADDR Register
303
MTOCIPCADDR Register Field Descriptions
303
MTOCIPCDATAR Register
303
MTOCIPCDATAR Register Field Descriptions
303
MTOCIPCDATAW Register
303
MTOCIPCDATAW Register Field Descriptions
303
CTOMIPCBOOTSTS Register Field Descriptions
304
MTOCIPCBOOTMODE Register Field Descriptions
304
Mtocipcbootmoderegister
304
M3 General-Purpose Timers
305
Block Diagram
306
GPTM Block Diagram
306
GPTM Features
306
Available CCP Pins
307
Functional Description
307
General-Purpose Timer Capabilities
307
GPTM Reset Conditions
307
16-Bit Timer with Prescaler Configurations
308
Timer Modes
308
Timer Daisy Chain
309
Edge-Count Mode Example
310
16-Bit Input Edge-Time Mode Example
311
16-Bit PWM Mode Example
312
DMA Operation
312
Accessing Concatenated Register Values
313
Initialization and Configuration
313
One-Shot/Periodic Timer Mode
313
Input Edge Timing Mode
314
Input Edge-Count Mode
314
Real-Time Clock (RTC) Mode
314
16-Bit PWM Mode
315
Register Map
315
Timers Register Map
315
GPTM Configuration (GPTMCFG) Register
316
GPTM Configuration (GPTMCFG) Register Field Descriptions
316
GPTM Configuration (GPTMCFG) Register, Offset 0X000
316
GPTM Timer a Mode (GPTMTAMR) Register, Offset 0X004
316
Register Descriptions
316
GPTM Timer a Mode (GPTMTAMR) Register
317
GPTM Timer a Mode (GPTMTAMR) Register Field Descriptions
317
GPTM Timer B Mode (GPTMTBMR) Register
318
GPTM Timer B Mode (GPTMTBMR) Register Field Descriptions
318
GPTM Timer B Mode (GPTMTBMR) Register, Offset 0X008
318
GPTM Control (GPTMCTL) Register
319
GPTM Control (GPTMCTL) Register Field Descriptions
319
GPTM Control (GPTMCTL) Register, Offset 0X00C
319
GPTM Interrupt Mask (GPTMIMR) Register
320
GPTM Interrupt Mask (GPTMIMR) Register Field Descriptions
320
GPTM Interrupt Mask (GPTMIMR) Register, Offset 0X018
320
GPTM Raw Interrupt Status (GPTMRIS) Register
321
GPTM Raw Interrupt Status (GPTMRIS) Register Field Descriptions
321
GPTM Raw Interrupt Status (GPTMRIS) Register, Offset 0X01C
321
GPTM Masked Interrupt Status (GPTMMIS) Register
322
GPTM Masked Interrupt Status (GPTMMIS) Register, Offset 0X020
322
GPTM Interrupt Clear (GPTMICR) Register, Offset 0X024
323
GPTM Masked Interrupt Status (GPTMMIS) Register Field Descriptions
323
GPTM Interrupt Clear (GPTMICR) Register
324
GPTM Interrupt Clear (GPTMICR) Register Field Descriptions
324
GPTM Timer a Interval Load (GPTMTAILR) Register
325
GPTM Timer a Interval Load (GPTMTAILR) Register Field Descriptions
325
GPTM Timer a Interval Load (GPTMTBILR) Register
325
GPTM Timer a Interval Load (GPTMTBILR) Register Field Descriptions
325
GPTM Timer a Match (GPTMTAMATCHR) Register
326
GPTM Timer a Match (GPTMTAMATCHR) Register Field Descriptions
326
GPTM Timer a Prescale (GPTMTAPR) Register
326
GPTM Timer B Match (GPTMTBMATCHR) Register
326
GPTM Timer B Match (GPTMTBMATCHR) Register Field Descriptions
326
GPTM Timer a Prescale (GPTMTAPR) Register Field Descriptions
327
GPTM Timer a Prescale (GPTMTBPR) Register
327
GPTM Timer a Prescale (GPTMTBPR) Register Field Descriptions
327
GPTM Timer a Prescale Match (GPTMTAPMR) Register
327
GPTM Timer a Prescale Match (GPTMTAPMR) Register Field Descriptions
327
GPTM Timer a (GPTMTAR) Register
328
GPTM Timer a (GPTMTAR) Register Field Descriptions
328
GPTM Timer B Prescale Match (GPTMTBPMR) Register
328
GPTM Timer B Prescale Match (GPTMTBPMR) Register Field Descriptions
328
GPTM Timer a Value (GPTMTAV) Register
329
GPTM Timer a Value (GPTMTAV) Register Field Descriptions
329
GPTM Timer B (GPTMTBR) Register
329
GPTM Timer B (GPTMTBR) Register Field Descriptions
329
GPTM Timer B Value (GPTMTBV) Register
330
GPTM Timer B Value (GPTMTBV) Register Field Descriptions
330
SPRUHE8E - October 2012 - Revised November 2019
331
Watchdog Timer Module Block Diagram
332
Watchdog Load (WDTLOAD) Register
334
Watchdog Load (WDTLOAD) Register Field Descriptions
334
Watchdog Timers Register Map
334
Watchdog Value (WDTVALUE) Register
335
Watchdog Value (WDTVALUE) Register Field Descriptions
335
Watchdog Control (WDTCTL) Register
336
Watchdog Control (WDTCTL) Register Field Descriptions
336
Watchdog Interrupt Clear (WDTICR) Register
336
Watchdog Interrupt Clear (WDTICR) Register Field Descriptions
336
Watchdog Masked Interrupt Status (WDTMIS) Register
337
Watchdog Masked Interrupt Status (WDTMIS) Register Field Descriptions
337
Watchdog Raw Interrupt Status (WDTRIS) Register
337
Watchdog Raw Interrupt Status (WDTRIS) Register Field Descriptions
337
Watchdog Lock (WDTLOCK) Register
338
Watchdog Lock (WDTLOCK) Register Field Descriptions
338
Watchdog Test (WDTTEST) Register
338
Watchdog Test (WDTTEST) Register Field Descriptions
338
Watchdog Peripheral Identification 4 (Wdtperiphid4) Register
339
Watchdog Peripheral Identification 4 (Wdtperiphid4) Register Field Descriptions
339
Watchdog Peripheral Identification 5 (Wdtperiphid5) Register
339
Watchdog Peripheral Identification 5 (Wdtperiphid5) Register Field Descriptions
339
Watchdog Peripheral Identification 6 (Wdtperiphid6) Register
339
Watchdog Peripheral Identification 6 (Wdtperiphid6) Register Field Descriptions
339
Watchdog Peripheral Identification 0 (Wdtperiphid0) Register
340
Watchdog Peripheral Identification 0 (Wdtperiphid0) Register Field Descriptions
340
Watchdog Peripheral Identification 1 (Wdtperiphid1) Register
340
Watchdog Peripheral Identification 1 (Wdtperiphid1) Register Field Descriptions
340
Watchdog Peripheral Identification 7 (Wdtperiphid7) Register
340
Watchdog Peripheral Identification 7 (Wdtperiphid7) Register Field Descriptions
340
Watchdog Peripheral Identification 2 (Wdtperiphid2) Register
341
Watchdog Peripheral Identification 2 (Wdtperiphid2) Register Field Descriptions
341
Watchdog Peripheral Identification 3 (Wdtperiphid3) Register
341
Watchdog Peripheral Identification 3 (Wdtperiphid3) Register Field Descriptions
341
Watchdog Primecell Identification 0 (Wdtpcellid0) Register
341
Watchdog Primecell Identification 0 (Wdtpcellid0) Register Field Descriptions
341
Watchdog Primecell Identification 1 (Wdtpcellid1) Register
342
Watchdog Primecell Identification 1 (Wdtpcellid1) Register Field Descriptions
342
Watchdog Primecell Identification 2 (Wdtpcellid2) Register
342
Watchdog Primecell Identification 2 (Wdtpcellid2) Register Field Descriptions
342
Watchdog Primecell Identification 3 (Wdtpcellid3) Register
342
Watchdog Primecell Identification 3 (Wdtpcellid3) Register Field Descriptions
342
GPIO Pins and Alternate Functions
345
Digital I/O Pads
351
GPIODATA Read Example
352
GPIODATA Write Example
352
GPIO Pad Configuration Examples
354
GPIO Interrupt Configuration Example
355
GPIO Register Map
356
GPIO Data (GPIODATA) Register
357
GPIO Data (GPIODATA) Register Field Descriptions
357
GPIO Direction (GPIODIR) Register
358
GPIO Direction (GPIODIR) Register Field Descriptions
358
GPIO Interrupt Sense (GPIOIS) Register
358
GPIO Interrupt Sense (GPIOIS) Register Field Descriptions
358
GPIO Interrupt both Edges (GPIOIBE) Register
359
GPIO Interrupt both Edges (GPIOIBE) Register Field Descriptions
359
GPIO Interrupt Event (GPIOIEV) Register
359
GPIO Interrupt Event (GPIOIEV) Register Field Descriptions
359
GPIO Interrupt Mask (GPIOIM) Register
360
GPIO Interrupt Mask (GPIOIM) Register Field Descriptions
360
GPIO Raw Interrupt Status (GPIORIS) Register
360
GPIO Raw Interrupt Status (GPIORIS) Register Field Descriptions
360
GPIO Interrupt Clear (GPIOICR) Register
361
GPIO Interrupt Clear (GPIOICR) Register Field Descriptions
361
GPIO Masked Interrupt Status (GPIOMIS) Register
361
GPIO Masked Interrupt Status (GPIOMIS) Register Field Descriptions
361
GPIO Alternate Function Select (GPIOAFSEL) Register
362
GPIO Alternate Function Select (GPIOAFSEL) Register Field Descriptions
362
GPIO Open Drain Select (GPIOODR) Register
363
GPIO Open Drain Select (GPIOODR) Register Field Descriptions
363
GPIO Pull-Up Select (GPIOPUR) Register
363
GPIO Digital Enable (GPIODEN) Register
364
GPIO Digital Enable (GPIODEN) Register Field Descriptions
364
GPIO Pull-Up Select (GPIOPUR) Register Field Descriptions
364
GPIO Lock (GPIOLOCK) Register
365
GPIO Lock (GPIOLOCK) Register Field Descriptions
365
GPIO Analog Mode Select (GPIOAMSEL) Register
366
GPIO Analog Mode Select (GPIOAMSEL) Register Field Descriptions
366
GPIO Commit (GPIOCR) Register
366
GPIO Commit (GPIOCR) Register Field Descriptions
366
GPIO Port Control (GPIOPCTL) Register
367
GPIO Port Control (GPIOPCTL) Register Field Descriptions
367
GPIO Alternate Peripheral Select (GPIOAPSEL) Register
368
GPIO Alternate Peripheral Select (GPIOAPSEL) Register Field Descriptions
368
GPIO Core Select (GPIOCSEL) Register
369
GPIO Core Select (GPIOCSEL) Register Field Descriptions
369
GPIO Peripheral Identification 4 (Gpioperiphid4) Register
370
GPIO Peripheral Identification 4 (Gpioperiphid4) Register Field Descriptions
370
GPIO Peripheral Identification 5 (Gpioperiphid5) Register
371
GPIO Peripheral Identification 5 (Gpioperiphid5) Register Field Descriptions
371
GPIO Peripheral Identification 6 (Gpioperiphid6) Register
372
GPIO Peripheral Identification 6 (Gpioperiphid6) Register Field Descriptions
372
GPIO Peripheral Identification 7 (Gpioperiphid7) Register
373
GPIO Peripheral Identification 7 (Gpioperiphid7) Register Field Descriptions
373
GPIO Peripheral Identification 0 (Gpioperiphid0) Register
374
GPIO Peripheral Identification 0 (Gpioperiphid0) Register Field Descriptions
374
GPIO Peripheral Identification 1 (Gpioperiphid1) Register
374
GPIO Peripheral Identification 1 (Gpioperiphid1) Register Field Descriptions
374
GPIO Peripheral Identification 2 (Gpioperiphid2) Register
375
GPIO Peripheral Identification 2 (Gpioperiphid2) Register Field Descriptions
375
GPIO Peripheral Identification 3 (Gpioperiphid3) Register
375
GPIO Peripheral Identification 3 (Gpioperiphid3) Register Field Descriptions
375
GPIO Primecell Identification 0 (Gpiopcellid0) Register
376
GPIO Primecell Identification 0 (Gpiopcellid0) Register Register Field Descriptions
376
GPIO Primecell Identification 1 (Gpiopcellid1) Register
376
GPIO Primecell Identification 1 (Gpiopcellid1) Register Register Field Descriptions
376
GPIO Primecell Identification 2 (Gpiopcellid2) Register
376
GPIO Primecell Identification 2 (Gpiopcellid2) Register Register Field Descriptions
377
GPIO Primecell Identification 3 (Gpiopcellid3) Register
377
GPIO Primecell Identification 3 (Gpiopcellid3) Register Register Field Descriptions
377
GPIO0 to GPIO31 Multiplexing Diagram
379
GPIO32, GPIO33 Multiplexing Diagram
380
GPIO34, GPIO199 Multiplexing Diagram
381
Analog/Gpio Multiplexing
382
GPIO MUX-To-Trip Input Connectivity
383
GPIO Control Registers
384
GPIO Trip Input Select Registers
385
GPIO Data Registers
387
Input Qualification Using a Sampling Window
390
Sampling Frequency
390
Sampling Period
390
Case 1: Three-Sample Sampling Window Width
391
Case 2: Six-Sample Sampling Window Width
391
Input Qualifier Clock Cycles
392
GPIO and Peripheral Multiplexing (MUX)
393
Default State of Peripheral Input
394
Gpioa Mux
395
Gpiob Mux
396
C28 Gpioc Mux
397
C28 Gpiod Mux
398
C28 Gpioe Mux
399
Analog MUX
400
Gpiog Mux
400
GPIO Port a Multiplexing 1 (GPAMUX1) Register Field Descriptions
402
GPIO Port a MUX 1 (GPAMUX1) Register
402
Register Bit Definitions
402
GPIO Port a MUX 2 (GPAMUX2) Register
404
GPIO Port a MUX 2 (GPAMUX2) Register Field Descriptions
404
GPIO Port B MUX 1 (GPBMUX1) Register
406
GPIO Port B MUX 1 (GPBMUX1) Register Field Descriptions
406
GPIO Port B MUX 2 (GPBMUX2) Register
408
GPIO Port B MUX 2 (GPBMUX2) Register Field Descriptions
408
GPIO Port C MUX 1 (GPCMUX1) Register
410
GPIO Port C MUX 1 (GPCMUX1) Register Field Descriptions
410
GPIO Port C MUX 2 (GPCMUX2) Register
413
GPIO Port C MUX 2 (GPCMUX2) Register Field Descriptions
413
GPIO Port D MUX 1 (GPDMUX1) Register
415
GPIO Port D MUX 1 (GPDMUX1) Register Field Descriptions
415
GPIO Port D MUX 2 (GPDMUX2) Register
417
GPIO Port D MUX 2 (GPDMUX2) Register Field Descriptions
417
GPIO Port E MUX 1 (GPEMUX1) Register
419
GPIO Port E MUX 1 (GPEMUX1) Register Field Descriptions
419
GPIO Port G MUX 1 (GPGMUX1) Register
420
GPIO Port G MUX 1 (GPGMUX1) Register Field Descriptions
421
Analog I/O MUX 1 (AIOMUX1) Register
422
Analog I/O MUX 1 (AIOMUX1) Register Field Descriptions
422
Analog I/O MUX 2 (AIOMUX2) Register
422
Analog I/O MUX 2 (AIOMUX2) Register Field Descriptions
423
GPIO Port a Qualification Control (GPACTRL) Register
424
GPIO Port a Qualification Control (GPACTRL) Register Field Descriptions
424
GPIO Port B Qualification Control (GPBCTRL) Register
425
GPIO Port B Qualification Control (GPBCTRL) Register Field Descriptions
425
GPIO Port C Qualification Control (GPCCTRL) Register
426
GPIO Port C Qualification Control (GPCCTRL) Register Field Descriptions
426
GPIO Port C Qualification Control (GPDCTRL) Register
426
GPIO Port C Qualification Control (GPDCTRL) Register Field Descriptions
427
GPIO Port E Qualification Control (GPECTRL) Register
427
GPIO Port E Qualification Control (GPECTRL) Register Field Descriptions
427
GPIO Port G Qualification Control (GPGCTRL) Register
428
GPIO Port G Qualification Control (GPGCTRL) Register Field Descriptions
428
GPIO Port a Qualification Select 1 (GPAQSEL1) Register
429
GPIO Port a Qualification Select 1 (GPAQSEL1) Register Field Descriptions
429
GPIO Port a Qualification Select 2 (GPAQSEL2) Register
429
GPIO Port a Qualification Select 2 (GPAQSEL2) Register Field Descriptions
429
GPIO Port B Qualification Select 1 (GPBQSEL1) Register
430
GPIO Port B Qualification Select 1 (GPBQSEL1) Register Field Descriptions
430
GPIO Port B Qualification Select 2 (GPBQSEL2) Register
430
GPIO Port B Qualification Select 2 (GPBQSEL2) Register Field Descriptions
430
GPIO Port C Qualification Select 1 (GPCQSEL1) Register
431
GPIO Port C Qualification Select 1 (GPCQSEL1) Register Field Descriptions
431
GPIO Port C Qualification Select 2 (GPCQSEL2) Register
433
GPIO Port C Qualification Select 2 (GPCQSEL2) Register Field Descriptions
433
GPIO Port D Qualification Select 1 (GPEDSEL1) Register
435
GPIO Port D Qualification Select 1 (GPEDSEL1) Register Field Descriptions
435
GPIO Port D Qualification Select 2 (GPDQSEL2) Register
437
GPIO Port D Qualification Select 2 (GPDQSEL2) Register Field Descriptions
437
GPIO Port E Qualification Select 1 (GPEQSEL1) Register
439
GPIO Port E Qualification Select 1 (GPEQSEL1) Register Field Descriptions
439
GPIO Port G Qualification Select 1 (GPGQSEL1) Register
440
GPIO Port G Qualification Select 1 (GPGQSEL1) Register Field Descriptions
440
GPIO Port a Direction (GPADIR) Register
441
GPIO Port E Qualification Select 1 (GPEQSEL1) Register
441
GPIO Port E Qualification Select 1 (GPEQSEL1) Register Field Descriptions
441
GPIO Port a Direction (GPADIR) Register Field Descriptions
442
GPIO Port B Direction (GPBDIR) Register
442
GPIO Port B Direction (GPBDIR) Register Field Descriptions
442
GPIO Port C Direction (GPCDIR) Register
443
GPIO Port C Direction (GPCDIR) Register Field Descriptions
443
GPIO Port D Direction (GPDDIR) Register
443
GPIO Port D Direction (GPDDIR) Register Field Descriptions
443
GPIO Port E Direction (GPEDIR) Register Field Descriptions
444
GPIO Port G Direction (GPEDIR) Register
444
GPIO Port G Direction (GPGDIR) Register
444
GPIO Port G Direction (GPGDIR) Register Field Descriptions
444
Analog I/O dir (AIODIR) Register
445
Analog I/O dir (AIODIR) Register Field Descriptions
445
GPIO Port G Pullup Disable (GPGPUD)
445
GPIO Port G Pullup Disable (GPGPUD) Register Field Descriptions
445
GPIO Port a Data (GPADAT) Register
446
GPIO Port a Data (GPADAT) Register Field Descriptions
446
GPIO Port B Data (GPBDAT) Register
447
GPIO Port B Data (GPBDAT) Register Field Descriptions
447
GPIO Port C Data (GPCDAT) Register
448
GPIO Port C Data (GPCDAT) Register Field Descriptions
448
GPIO Port D Data (GPDDAT) Register
449
GPIO Port D Data (GPDDAT) Register Field Descriptions
449
GPIO Port E Data (GPEDAT) Register
450
GPIO Port E Data (GPEDAT) Register Field Descriptions
450
GPIO Port G Data (GPGDAT) Register
451
GPIO Port G Data (GPGDAT) Register Field Descriptions
451
Analog I/O DAT (AIODAT) Register
452
Analog I/O DAT (AIODAT) Register Field Descriptions
452
GPIO Port a Clear (GPACLEAR) Register Field Descriptions
453
GPIO Port a Set (GPASET) Register Field Descriptions
453
GPIO Port a Set, Clear and Toggle (GPASET, GPACLEAR, GPATOGGLE) Registers
453
GPIO Port a Toggle (GPATOGGLE) Register Field Descriptions
453
GPIO Port B Clear (GPBCLEAR) Register Field Descriptions
454
GPIO Port B Set (GPBSET) Register Field Descriptions
454
GPIO Port B Set, Clear and Toggle (GPBSET, GPBCLEAR, GPBTOGGLE) Registers
454
GPIO Port B Toggle (GPBTOGGLE) Register Field Descriptions
454
GPIO Port C Clear (GPCCLEAR) Register Field Descriptions
455
GPIO Port C Set (GPCSET) Register Field Descriptions
455
GPIO Port C Set, Clear and Toggle (GPCSET, GPCCLEAR, GPCTOGGLE) Registers
455
GPIO Port C Toggle (GPCTOGGLE) Register Field Descriptions
455
GPIO Port D Clear (GPDCLEAR) Register Field Descriptions
456
GPIO Port D Set (GPDSET) Register Field Descriptions
456
GPIO Port D Set, Clear and Toggle (GPDSET, GPDCLEAR, GPDTOGGLE) Registers
456
GPIO Port D Toggle (GPDTOGGLE) Register Field Descriptions
456
GPIO Port E Clear (GPECLEAR) Register Field Descriptions
457
GPIO Port E Set (GPESET) Register Field Descriptions
457
GPIO Port E Set, Clear and Toggle (GPESET, GPECLEAR, GPETOGGLE) Registers
457
GPIO Port E Toggle (GPETOGGLE) Register Field Descriptions
457
GPIO Port G Clear (GPGCLEAR) Register Field Descriptions
458
GPIO Port G Set (GPGSET) Register Field Descriptions
458
GPIO Port G Set, Clear and Toggle (GPGSET, GPGCLEAR, GPGTOGGLE) Registers
458
GPIO Port G Toggle (GPGTOGGLE) Register Field Descriptions
458
Analog I/O Clear (AIOCLEAR) Register Field Descriptions
459
Analog I/O Set (AIOSET) Register Field Descriptions
459
Analog I/O Toggle (AIOSET, AIOCLEAR, AIOTOGGLE) Register
459
Analog I/O Toggle (AIOTOGGLE) Register Field Descriptions
459
GPIO Trip Input Select Register (Gptripxsel)
460
GPIO Trip Input Select Register (Gptripxsel) Field Descriptions
460
GPTRIP Input Signals
460
GPIO Low Power Mode Wakeup Select 1 (GPIOLPMSEL1) Register
461
GPIO Low Power Mode Wakeup Select 1 (GPIOLPMSEL1) Register Field Descriptions
461
GPIO Low Power Mode Wakeup Select 2 (GPIOLPMSEL2) Register
461
GPIO Low Power Mode Wakeup Select 2 (GPIOLPMSEL2) Register Field Descriptions
461
Internal Memory
462
Functional Description
463
RAM Control
463
RAM Control Module
463
Master Access for Sx RAM (Assuming All Other Protections Are Disabled)
464
Shared RAM (Dedicated to Subsystem)
464
Shared RAM (Shared between Subsystems)
464
Extra Wait State
465
Simple Round Robin
465
C28X-CPU, Fixed Priority
466
Round-Robin Exception
466
Error Handling in Different Scenarios
470
Mapping of ECC Bits in Read Data from Ecc/Parity Address Map
471
Mapping of Parity Bits in Read Data from Ecc/Parity Address Map
471
M3 RAM Configuration Registers Summary
472
M3 RAM Error Registers Summary
472
RAM Control Module Registers
472
C28X RAM Configuration Registers Summary
473
C28X RAM Error Registers Summary
474
CX DEDRAM Configuration Register 1 (Cxdrcr1)
475
CX DEDRAM Configuration Register 1 (Cxdrcr1) Field Descriptions
475
M3 RAM Configuration Registers
475
CX SHRAM Configuration Register 1 (Cxsrcr1)
476
CX SHRAM Configuration Register 1 (Cxsrcr1) Field Descriptions
476
CX SHRAM Configuration Register 2 (Cxsrcr2)
477
CX SHRAM Configuration Register 2 (Cxsrcr2) Field Descriptions
477
CX SHRAM Configuration Register 3 (Cxsrcr3)
478
CX SHRAM Configuration Register 3 (Cxsrcr3) Field Descriptions
478
CX SHRAM Configuration Register 4 (Cxsrcr4)
479
CX SHRAM Configuration Register 4 (Cxsrcr4) Field Descriptions
479
Sx SHRAM Master Select Register (Msxmsel)
481
Sx SHRAM Master Select Register (Msxmsel) Field Descriptions
481
M3 Sx SHRAM Configuration Register 1 (Msxsrcr1)
482
M3 Sx SHRAM Configuration Register 1 (Msxsrcr1) Field Descriptions
482
M3 Sx SHRAM Configuration Register 2 (Msxsrcr2)
484
M3 Sx SHRAM Configuration Register 2 (Msxsrcr2) Field Descriptions
484
M3TOC28_MSG_RAM Configuration Register (MTOCMSGRCR)
486
M3TOC28_MSG_RAM Configuration Register (MTOCMSGRCR) Field Descriptions
486
CX RAM Test and Initialization Register 1 (Cxrtestinit1)
487
CX RAM Test and Initialization Register 1 (Cxrtestinit1) Field Descriptions
487
M3 Sx RAM Test and Initialization Register 1 (Msxrtestinit1)
488
M3 Sx RAM Test and Initialization Register 1 (Msxrtestinit1) Field Descriptions
488
MTOC_MSG_RAM Test and Initialization Register (MTOCRTESTINIT)
490
MTOC_MSG_RAM Test and Initialization Register (MTOCRTESTINIT) Field Descriptions
490
CX RAM INITDONE Register 1 (Cxrinitdone1)
491
CX RAM INITDONE Register 1 (Cxrinitdone1) Field Descriptions
491
M3 Sx RAM INITDONE Register 1 (Msxrinitdone1)
492
M3 Sx RAM INITDONE Register 1 (Msxrinitdone1) Field Descriptions
492
M3 CPU Uncorrectable Write Error Address Register (MCUNCWEADDR)
494
M3 CPU Uncorrectable Write Error Address Register (MCUNCWEADDR) Field Descriptions
494
M3 RAM Error Registers
494
M3 Μdma Uncorrectable Write Error Address Register (MDUNCWEADDR)
494
M3 Μdma Uncorrectable Write Error Address Register (MDUNCWEADDR) Field Descriptions
494
MTOC_MSG_RAM INITDONE Register (MTOCRINITDONE)
494
MTOC_MSG_RAM INITDONE Register (MTOCRINITDONE) Field Descriptions
494
M3 CPU Uncorrectable Read Error Address Register (MCUNCREADDR)
495
M3 CPU Uncorrectable Read Error Address Register (MCUNCREADDR) Field Descriptions
495
M3 Μdma Uncorrectable Read Error Address Register (MDUNCREADDR)
495
M3 Μdma Uncorrectable Read Error Address Register (MDUNCREADDR) Field Descriptions
495
M3 CPU Corrected Read Error Address Register (MCPUCREADDR)
496
M3 CPU Corrected Read Error Address Register (MCPUCREADDR) Field Descriptions
496
M3 Μdma Corrected Read Error Address Register (MDMACREADDR)
496
M3 Μdma Corrected Read Error Address Register (MDMACREADDR) Field Descriptions
496
M3 Uncorrectable Error Flag Register (MUEFLG)
497
M3 Uncorrectable Error Flag Register (MUEFLG) Field Descriptions
497
M3 Uncorrectable Error Force Register (MUEFRC)
498
M3 Uncorrectable Error Force Register (MUEFRC) Field Descriptions
498
M3 Corrected Error Counter Register (MCECNTR)
499
M3 Corrected Error Counter Register (MCECNTR) Field Descriptions
499
M3 Uncorrectable Error Flag Clear Register (MUECLR)
499
M3 Uncorrectable Error Flag Clear Register (MUECLR) Field Descriptions
499
M3 Corrected Error Threshold Exceeded Flag Register (MCEFLG)
500
M3 Corrected Error Threshold Exceeded Flag Register (MCEFLG) Field Descriptions
500
M3 Corrected Error Threshold Exceeded Force Register (MCEFRC)
500
M3 Corrected Error Threshold Exceeded Force Register (MCEFRC) Field Descriptions
500
M3 Corrected Error Threshold Register (MCETRES)
500
M3 Corrected Error Threshold Register (MCETRES) Field Descriptions
500
M3 Corrected Error Threshold Exceeded Flag Clear Register (MCECLR)
501
M3 Corrected Error Threshold Exceeded Flag Clear Register (MCECLR) Field Descriptions
501
M3 Single Error Interrupt Enable Register (MCEIE)
501
M3 Single Error Interrupt Enable Register (MCEIE) Field Descriptions
501
Non-Master Access Violation Flag Clear Register (MNMAVCLR)
502
Non-Master Access Violation Flag Clear Register (MNMAVCLR) Field Descriptions
502
Non-Master Access Violation Flag Register (MNMAVFLG)
502
Non-Master Access Violation Flag Register (MNMAVFLG) Field Descriptions
502
Master Access Violation Flag Register (MMAVFLG)
503
Master Access Violation Flag Register (MMAVFLG) Field Descriptions
503
Master Access Violation Flag Clear Register (MMAVCLR)
504
Master Access Violation Flag Clear Register (MMAVCLR) Field Descriptions
504
Non-Master CPU Write Access Violation Address Register (MNMWRAVADDR)
504
Non-Master CPU Write Access Violation Address Register (MNMWRAVADDR) Field Descriptions
504
Master CPU Write Access Violation Address Register (MMWRAVADDR)
505
Master CPU Write Access Violation Address Register (MMWRAVADDR) Field Descriptions
505
Non-Master CPU Fetch Access Violation Address Register (MNMFAVADDR)
505
Non-Master CPU Fetch Access Violation Address Register (MNMFAVADDR) Field Descriptions
505
Non-Master DMA Write Access Violation Address Register (MNMDMAWRAVADDR)
505
Non-Master DMA Write Access Violation Address Register (MNMDMAWRAVADDR) Field Descriptions
505
Master CPU Fetch Access Violation Address Register (MMFAVADDR)
506
Master CPU Fetch Access Violation Address Register (MMFAVADDR) Field Descriptions
506
Master DMA Write Access Violation Address Register (CMDMAWRAVADDR) Field Descriptions
506
Master DMA Write Access Violation Address Register (MMDMAWRAVADDR)
506
C28X RAM Configuration Registers
507
Lx DEDRAM Configuration Register 1 (Lxdrcr1)
507
Lx DEDRAM Configuration Register 1 (Lxdrcr1) Field Descriptions
507
Lx SHRAM Configuration Register 1 (Lxsrcr1)
508
Lx SHRAM Configuration Register 1 (Lxsrcr1) Field Descriptions
508
C28X Sx SHRAM Master Select Register (Csxmsel)
509
C28X Sx SHRAM Master Select Register (Csxmsel) Field Descriptions
509
C28X Sx SHRAM Configuration Register 1 (Csxsrcr1)
510
C28X Sx SHRAM Configuration Register 1 (Csxsrcr1) Field Descriptions
510
C28X Sx SHRAM Configuration Register 2 (Csxsrcr2)
511
C28X Sx SHRAM Configuration Register 2 (Csxsrcr2) Field Descriptions
512
C28TOC28_MSG_RAM Configuration Register (CTOMMSGRCR)
513
C28TOC28_MSG_RAM Configuration Register (CTOMMSGRCR) Field Descriptions
513
M0, M1 and C28T0C28_MSG_RAM Test and Initialization Register (C28RTESTINIT)
514
M0, M1 and C28T0C28_MSG_RAM Test and Initialization Register (C28RTESTINIT) Field Descriptions
514
Lx RAM Test and Initialization Register 1 (Clxrtestinit1)
515
Lx RAM Test and Initialization Register 1 (Clxrtestinit1) Field Descriptions
515
C28X Sx RAM Test and Initialization Register 1 (Csxrtestinit1)
516
C28X Sx RAM Test and Initialization Register 1 (Csxrtestinit1) Field Descriptions
516
M0, M1 and C28T0M3_MSG_RAM INIT Done Register (C28RINITDONE)
518
M0, M1 and C28T0M3_MSG_RAM INIT Done Register (C28RINITDONE) Field Descriptions
518
C28X Lx RAM_INIT_DONE Register 1 (Clxrinitdone1)
519
C28X Lx RAM_INIT_DONE Register 1 (Clxrinitdone1) Field Descriptions
519
C28X Sx RAM_INIT_DONE Register 1 (Csxrinitdone1)
520
C28X Sx RAM_INIT_DONE Register 1 (Csxrinitdone1) Field Descriptions
520
C28X CPU Corrected Read Error Address Register (CCPUCREADDR)
522
C28X CPU Corrected Read Error Address Register (CCPUCREADDR) Field Descriptions
522
C28X CPU Uncorrectable Read Error Address Register (CCUNCREADDR)
522
C28X CPU Uncorrectable Read Error Address Register (CCUNCREADDR) Field Descriptions
522
C28X DMA Uncorrectable Read Error Address Register (CDUNCREADDR)
522
C28X DMA Uncorrectable Read Error Address Register (CDUNCREADDR) Field Descriptions
522
C28X RAM Error Registers
522
C28X DMA Corrected Read Error Address Register (CDMACREADDR)
523
C28X DMA Corrected Read Error Address Register (CDMACREADDR) Field Descriptions
523
C28X Uncorrectable Error Flag Register (CUEFLG)
523
C28X Uncorrectable Error Flag Register (CUEFLG) Field Descriptions
523
C28X Uncorrectable Error Flag Clear Register (CUECLR)
524
C28X Uncorrectable Error Flag Clear Register (CUECLR) Field Descriptions
524
C28X Uncorrectable Error Force Register (CUEFRC)
524
C28X Uncorrectable Error Force Register (CUEFRC) Field Descriptions
524
C28X Corrected Error Counter Register (CCECNTR)
525
C28X Corrected Error Counter Register (CCECNTR) Field Descriptions
525
C28X Corrected Error Threshold Register (CCETRES)
525
C28X Corrected Error Threshold Register (CCETRES) Field Descriptions
525
C28X Corrected Error Threshold Exceeded Flag Register (CCEFLG)
526
C28X Corrected Error Threshold Exceeded Flag Register (CCEFLG) Field Descriptions
526
C28X Corrected Error Threshold Exceeded Force Register (CCEFRC)
526
C28X Corrected Error Threshold Exceeded Force Register (CCEFRC) Field Descriptions
526
C28X Corrected Error Threshold Exceeded Flag Clear Register (CCECLR)
527
C28X Corrected Error Threshold Exceeded Flag Clear Register (CCECLR) Field Descriptions
527
C28X Single Error Interrupt Enable Register (CCEIE)
527
C28X Single Error Interrupt Enable Register (CCEIE) Field Descriptions
527
Non-Master Access Violation Flag Register (CNMAVFLG)
528
Non-Master Access Violation Flag Register (CNMAVFLG) Field Descriptions
528
Non-Master Access Violation Flag Clear Register (CNMAVCLR)
529
Non-Master Access Violation Flag Clear Register (CNMAVCLR) Field Descriptions
529
Non-Master Access Violation Force Register (CNMAVFRC)
529
Non-Master Access Violation Force Register (CNMAVFRC) Field Descriptions
529
Master Access Violation Flag Register (CMAVFLG)
530
Master Access Violation Flag Register (CMAVFLG) Field Descriptions
530
Master Access Violation Force Register (CMAVFRC)
530
Master Access Violation Force Register (CMAVFRC) Field Descriptions
530
Master Access Violation Flag Clear Register (CMAVCLR)
532
Master Access Violation Flag Clear Register (CMAVCLR) Field Descriptions
532
Non-Master CPU Fetch Access Violation Address Register (CNMFAVADDR)
533
Non-Master CPU Fetch Access Violation Address Register (CNMFAVADDR) Field Descriptions
533
Non-Master CPU Write Access Violation Address Register (CNMWRAVADDR)
533
Non-Master CPU Write Access Violation Address Register (CNMWRAVADDR) Field Descriptions
533
Non-Master DMA Write Access Violation Address Register (CNMDMAWRAVADDR)
533
Non-Master DMA Write Access Violation Address Register (CNMDMAWRAVADDR) Field Descriptions
533
Master CPU Fetch Access Violation Address Register (CMFAVADDR)
534
Master CPU Fetch Access Violation Address Register (CMFAVADDR) Field Descriptions
534
Master CPU Write Access Violation Address Register (CMWRAVADDR)
534
Master CPU Write Access Violation Address Register (CMWRAVADDR) Field Descriptions
534
Master DMA Write Access Violation Address Register (CMDMAWRAVADDR)
534
Master DMA Write Access Violation Address Register (CMDMAWRAVADDR) Field Descriptions
534
Features
535
Flash Controller Memory Module
535
Flash Tools
535
Default Flash Configuration
536
Flash Bank, OTP and Pump
536
Programmable OTP Locations in M3 OTP
536
Flash and OTP Automatic Power-Down Modes
537
Flash Module Controller (FMC)
537
FMC Interface with Core, Bank and Pump
537
Flash and OTP Performance
539
Flash Read Interface
539
Flash Cache Mode
540
Flash Prefetch Mode
543
Erase/Program Flash
544
Error Correction Code (ECC) Protection
545
ECC Logic Inputs and Outputs
546
Reserved Locations Within Flash and OTP
549
Flash Registers Memory Map on Master Subsystem
550
Procedure to Change the Flash Control Registers 5.4 Flash Registers
550
Flash Registers Memory Map on Control Subsystem
551
Flash Read Control Register (FRDCNTL)
554
Flash Read Control Register (FRDCNTL) Field Descriptions
554
Flash Read Margin Control Register (FSPRD)
554
Flash Read Margin Control Register (FSPRD) Field Descriptions
554
Master Subsystem Flash Control Registers
554
Flash Bank Access Control Register (FBAC)
555
Flash Bank Access Control Register (FBAC) Field Descriptions
555
Flash Bank Fallback Power Register (FBFALLBACK)
555
Flash Bank Fallback Power Register (FBFALLBACK) Field Description
555
Flash Bank Pump Control Register (FBPRDY)
556
Flash Bank Pump Control Register (FBPRDY) Field Descriptions
556
Flash Bank Pump Control Register 1 (FPAC1)
556
Flash Bank Pump Control Register 1 (FPAC1) Field Descriptions
556
Flash Bank Pump Control Register 2 (FPAC2)
557
Flash Bank Pump Control Register 2 (FPAC2) Field Descriptions
557
Flash Module Access Control Register (FMAC)
557
Flash Module Access Control Register (FMAC) Field Descriptions
557
SECZONEREQUEST(SEM) Register
558
SECZONEREQUEST(SEM) Register Field Descriptions
558
Flash Read Interface Control Register (FRD_INTF_CTRL)
559
Flash Read Interface Control Register (FRD_INTF_CTRL) Field Descriptions
559
ECC Enable Register (Ecc_Enable)
560
ECC Enable Register (Ecc_Enable) Field Descriptions
560
Master Subsystem Flash Ecc/Error Log Registers
560
Single Error Address Register (SINGLE_ERR_ADDR)
560
Single Error Address Register (SINGLE_ERR_ADDR) Field Descriptions
560
Uncorrectable Error Address Register (UNC_ERR_ADDR)
560
Uncorrectable Error Address Register (UNC_ERR_ADDR) Field Descriptions
560
Error Position Register (ERR_POS)
561
Error Position Register (ERR_POS) Field Descriptions
561
Error Status Register (ERR_STATUS)
561
Error Status Register (ERR_STATUS) Field Descriptions
561
Error Counter Register (ERR_CNT)
562
Error Counter Register (ERR_CNT) Field Descriptions
562
Error Status Clear Register (ERR_STATUS_CLR)
562
Error Status Clear Register (ERR_STATUS_CLR) Field Descriptions
562
Error Interrupt Flag Register (ERR_INTFLG)
563
Error Interrupt Flag Register (ERR_INTFLG) Field Descriptions
563
Error Threshold Register (ERR_THRESHOLD)
563
Error Threshold Register (ERR_THRESHOLD) Field Descriptions
563
Data High Test Register (FDATAH_TEST)
564
Data High Test Register (FDATAH_TEST) Field Descriptions
564
Data Low Test Register (FDATAL_TEST)
564
Data Low Test Register (FDATAL_TEST) Field Descriptions
564
Error Interrupt Flag Clear Register (ERR_INTCLR)
564
Error Interrupt Flag Clear Register (ERR_INTCLR) Field Descriptions
564
ECC Control Register (FECC_CTRL)
565
ECC Control Register (FECC_CTRL) Field Descriptions
565
ECC Test Address Register (FADDR_TEST)
565
ECC Test Address Register (FADDR_TEST) Field Descriptions
565
ECC Test Register (FECC_TEST)
565
ECC Test Register (FECC_TEST) Field Descriptions
565
ECC Status Register (FECC_STATUS)
566
ECC Status Register (FECC_STATUS) Field Descriptions
566
Test Data out High Register (FECC_FOUTH_TEST)
566
Test Data out High Register (FECC_FOUTH_TEST) Field Descriptions
566
Test Data out Low Register (FECC_FOUTL_TEST)
566
Test Data out Low Register (FECC_FOUTL_TEST) Field Descriptions
566
Control Subsystem Flash Control Registers
567
Flash Read Control Register (FRDCNTL)
567
Flash Read Control Register (FRDCNTL) Field Descriptions
567
Flash Read Margin Control Register (FSPRD)
567
Flash Read Margin Control Register (FSPRD) Field Descriptions
567
Flash Bank Access Control Register (FBAC)
568
Flash Bank Access Control Register (FBAC) Field Descriptions
568
Flash Bank Fallback Power Register (FBFALLBACK)
568
Flash Bank Fallback Power Register (FBFALLBACK) Field Descriptions
568
Flash Bank Pump Control Register (FBPRDY)
569
Flash Bank Pump Control Register (FBPRDY) Field Descriptions
569
Flash Bank Pump Control Register 1 (FPAC1)
569
Flash Bank Pump Control Register 1 (FPAC1) Field Descriptions
569
Flash Bank Pump Control Register 2 (FPAC2)
570
Flash Bank Pump Control Register 2 (FPAC2) Field Descriptions
570
Flash Module Access Control Register (FMAC)
570
Flash Module Access Control Register (FMAC) Field Descriptions
570
Flash Read Interface Control Register (FRD_INTF_CTRL)
570
Control Subsystem Flash Ecc/Error Log Registers
571
ECC Enable Register (ECC_ENABLE)
571
ECC Enable Register (ECC_ENABLE) Field Descriptions
571
Flash Read Interface Control Register (FRD_INTF_CTRL) Field Descriptions
571
Single Error Address Register (SINGLE_ERR_ADDR)
571
Single Error Address Register (SINGLE_ERR_ADDR) Field Descriptions
571
Uncorrectable Error Address Register (UNC_ERR_ADDR)
571
Uncorrectable Error Address Register (UNC_ERR_ADDR) Field Descriptions
571
Error Position Register (ERR_POS)
572
Error Position Register (ERR_POS) Field Descriptions
572
Error Status Register (ERR_STATUS)
572
Error Status Register (ERR_STATUS) Field Descriptions
572
Error Counter Register (ERR_CNT)
573
Error Counter Register (ERR_CNT) Field Descriptions
573
Error Status Clear Register (ERR_STATUS_CLR)
573
Error Status Clear Register (ERR_STATUS_CLR) Field Descriptions
573
Error Threshold Register (ERR_THRESHOLD)
573
Error Interrupt Flag Clear Register (ERR_INTCLR)
574
Error Interrupt Flag Clear Register (ERR_INTCLR) Field Descriptions
574
Error Interrupt Flag Register (ERR_INTFLG)
574
Error Interrupt Flag Register (ERR_INTFLG) Field Descriptions
574
Error Threshold Register (ERR_THRESHOLD) Field Descriptions
574
Data High Test Register (FDATAH_TEST)
575
Data High Test Register (FDATAH_TEST) Field Descriptions
575
Data Low Test Register (FDATAL_TEST)
575
Data Low Test Register (FDATAL_TEST) Field Descriptions
575
ECC Test Address Register (FADDR_TEST)
575
ECC Test Address Register (FADDR_TEST) Field Descriptions
575
ECC Test Register (FECC_TEST)
575
ECC Control Register (FECC_CTRL)
576
ECC Control Register (FECC_CTRL) Field Descriptions
576
ECC Test Register (FECC_TEST) Field Descriptions
576
Test Data out High Register (FECC_FOUTH_TEST)
576
Test Data out High Register (FECC_FOUTH_TEST) Field Descriptions
576
Test Data out Low Register (FECC_FOUTL_TEST)
576
ECC Status Register (FECC_STATUS)
577
ECC Status Register (FECC_STATUS) Field Descriptions
577
Test Data out Low Register (FECC_FOUTL_TEST) Field Descriptions
577
ROM Code and Peripheral Booting
578
Device Boot Sequence
579
Introduction
579
Device Boot Modes
580
Master Subsystem Boot Mode Selection
580
Device Boot Flow
581
Device Boot Flow Diagram
581
M-Boot ROM Description
582
M-Boot ROM Memory Map
582
M-Boot ROM Vector Table
582
M-Boot ROM RAM Initialization
583
M-Boot ROM Version and Checksum Information
583
M-Boot ROM RAM Usage
584
M-Boot ROM User OTP
584
REV0, REVA, REVF - User Configurable DCSM OTP Fields
584
M-Boot ROM Entry Points
585
M-Boot ROM Clock Initialization
586
M-Boot ROM Clock Settings
586
M-Boot ROM Boot Mode GPIO Assignments
587
M-Boot ROM GPIO Assignments for each Boot Mode
587
M-Boot ROM Functional Flow
589
M-Boot ROM Flow Diagram
591
M-Boot ROM Flow Diagram
592
M-Boot ROM Boot Status
595
M-Boot ROM Boot Status in RAM for Applications
595
M-Boot ROM Exceptions Handling
596
M-Boot ROM Reset Cause Handling
596
M-Boot ROM Serial Boot Commands
599
M-Boot ROM CAN Boot Commands
605
Overview of Parallel GPIO Bootloader Operation
607
Parallel GPIO Boot 8-Bit Data Stream
608
Parallel GPIO Bootloader Handshake Protocol
608
Parallel GPIO Mode Overview
609
Parallel GPIO Mode - Host Transfer Flow
610
8-Bit Parallel Getword Function
611
C-Boot ROM Memory Map
613
M-Boot ROM Boot Modes 6.6 C-Boot ROM Description
613
C-Boot ROM PIE Mismatch Handler
617
C-Boot ROM Version and Checksum Information
617
C-Boot ROM CPU Vector Table
618
C-Boot ROM Vector Table Map
618
PIE Vector Table in C-Boot ROM
619
C-Boot ROM RAM Initialization
620
C-Boot ROM RAM Usage
620
C-Boot ROM Boot Modes
621
C-Boot ROM Entry Point
622
C-Boot ROM GPIO Assignments for Boot Modes
624
C-Boot ROM Flow Chart
626
Master Subsystem Application Procedure to Send IPC to C-Boot ROM
628
C-Boot ROM Handling on MTOCIPC
630
MTOC IPC Commands
631
C-Boot ROM NAK/ERROR Status Returns for MTOCIPCCOM
633
C-Boot ROM Boot Status Values
634
C-Boot ROM Health Status
634
CTOM IPC Messages
635
C-Boot Reset Cause Handling
636
C-Boot ROM Exceptions Handling
637
General Structure of Source Program Data Stream in 16-Bit Mode
639
LSB/MSB Loading Sequence in 8-Bit Data Stream
641
Bootloader Basic Transfer Procedure
643
Overview of Copydata Function
644
Overview of SCI Bootloader Operation
644
Overview of Sci_Boot Function
645
Overview of Sci_Getworddata Function
646
SPI 8-Bit Data Stream
647
SPI Loader
647
Data Transfer from EEPROM Flow
649
Overview of Spia_Getworddata Function
649
EEPROM Device at Address 0X50
650
Overview of I2C_Boot Function
651
I2C 8-Bit Data Stream
652
Random Read
652
Sequential Read
652
Overview of Parallel GPIO Bootloader Operation
653
Parallel GPIO Boot 8-Bit Data Stream
654
Parallel GPIO Bootloader Handshake Protocol
654
Parallel GPIO Mode Overview
655
Parallel GPIO Mode - Host Transfer Flow
656
8-Bit Parallel Getword Function
657
Master Subsystem Application Flow to Start C-Boot ROM Loaders
658
Build a Binary Image for Bootload Using M-BOOT ROM
659
LM FLASH Programmer Configuration Screen
660
LM FLASH Programmer Interface Selection Screen
661
LM FLASH Programmer Serial Interface Configuration Screen
662
LM FLASH Programmer Binary Image Selection Screen
663
LM FLASH Programmer EMAC Interface Selection Screen
664
FLASH Programmer EMAC Bootload Binary Image Selection Screen
665
Bootloader Options
666
Multiple Epwm Modules
670
Submodules and Signal Connections for an Epwm Module
671
Epwm Submodules and Critical Internal Signal Interconnects
672
Epwm Module Control and Status Register Set Grouped by Submodule
674
Epwm Module Control and Status Register Set Grouped by Submodule (Upper Page)
676
Submodule Configuration Parameters
678
Time-Base Submodule
680
Time-Base Submodule Registers
681
Key Time-Base Signals
682
Time-Base Submodule Signals and Registers
682
Time-Base Frequency and Period
684
Time-Base Counter Synchronization Scheme 4
685
Time-Base Up-Count Mode Waveforms
688
Time-Base Down-Count Mode Waveforms
689
Time-Base Up-Down-Count Waveforms, TBCTL[PHSDIR = 0] Count down on Synchronization Event
689
Counter-Compare Submodule
690
Time-Base Up-Down Count Waveforms, TBCTL[PHSDIR = 1] Count up on Synchronization Event
690
Counter-Compare Submodule Registers
691
Counter-Compare Submodule Key Signals
692
Detailed View of the Counter-Compare Submodule
692
Counter-Compare Event Waveforms in Up-Count Mode
695
Counter-Compare Events in Down-Count Mode
696
Counter-Compare Events in Up-Down-Count Mode, TBCTL[PHSDIR = 0] Count down on Synchronization Event
697
Counter-Compare Events in Up-Down-Count Mode, TBCTL[PHSDIR = 1] Count up on Synchronization Event
697
Action-Qualifier Submodule
698
Action-Qualifier Submodule Registers
698
Action-Qualifier Submodule Inputs and Outputs
699
Action-Qualifier Submodule Possible Input Events
699
Possible Action-Qualifier Actions for Epwmxa and Epwmxb Outputs
700
Action-Qualifier Event Priority for Down-Count Mode
701
Action-Qualifier Event Priority for Up-Count Mode
701
Action-Qualifier Event Priority for Up-Down-Count Mode
701
Behavior if CMPA/CMPB Is Greater than the Period
701
Aqctlr[Shdwaqamode]
703
Aqctlr[Shdwaqbmode]
703
Up-Down-Count Mode Symmetrical Waveform
705
Up, Single Edge Asymmetric Waveform, with Independent Modulation on Epwmxa and Epwmxb-Active High
706
Up, Single Edge Asymmetric Waveform with Independent Modulation on Epwmxa and Epwmxb-Active Low
707
Up-Count, Pulse Placement Asymmetric Waveform with Independent Modulation on Epwmxa
708
Up-Down-Count, Dual Edge Symmetric Waveform, with Independent Modulation on Epwmxa and Epwmxb - Active Low
710
Up-Down-Count, Dual Edge Symmetric Waveform, with Independent Modulation on Epwmxa and Epwmxb - Complementary
711
Up-Down-Count, Dual Edge Asymmetric Waveform, with Independent Modulation on Epwmxa-Active Low
712
Dead_Band Submodule
713
Dead-Band Generator Submodule Registers
715
Classical Dead-Band Operating Modes
716
Configuration Options for the Dead-Band Submodule
716
Additional Dead-Band Operating Modes
717
Dead-Band Waveforms for Typical Cases (0% < Duty < 100%)
718
Dead-Band Delay Values in Μs as a Function of DBFED and DBRED
719
PWM-Chopper Submodule
720
PWM-Chopper Submodule Registers
720
PWM-Chopper Submodule Operational Details
721
Simple PWM-Chopper Submodule Waveforms Showing Chopping Action Only
721
Possible Pulse Width Values for SYSCLKOUT = 80 Mhz
722
PWM-Chopper Submodule Waveforms Showing the First Pulse and Subsequent Sustaining Pulses
722
PWM-Chopper Submodule Waveforms Showing the Pulse Width (Duty Cycle) Control of Sustaining Pulses
723
Trip-Zone Submodule
724
Trip-Zone Submodule Registers
725
Possible Actions on a Trip Event
727
Trip-Zone Submodule Mode Control Logic
728
Event-Trigger Submodule
729
Trip-Zone Submodule Interrupt Logic
729
Trigxsel Trigger Options
730
Event-Trigger Submodule Inter-Connectivity of ADC Start of Conversion
731
Event-Trigger Submodule Registers
732
Event-Trigger Submodule Showing Event Inputs and Prescaled Outputs
732
Event-Trigger Interrupt Generator
734
Event-Trigger SOCA Pulse Generator
735
Event-Trigger SOCB Pulse Generator
735
Digital-Compare Submodule High-Level Block Diagram
736
GPIO MUX-To-Trip Input Connectivity
737
Digital Compare Submodule Registers
738
DCAEVT1 Event Triggering
740
DCAEVT2 Event Triggering
740
DCBEVT1 Event Triggering
741
DCBEVT2 Event Triggering
741
Event Filtering
742
Blanking Window Timing Diagram
743
Simplified Epwm Module
744
EPWM1 Configured as a Typical Master, EPWM2 Configured as a Slave
745
Control of Four Buck Stages. here F
746
Pwm1 Pwm2 Pwm3 Pwm4
746
Pwm1 ≠ F Pwm2 ≠ F Pwm3 ≠ F Pwm4
746
Buck Waveforms for
747
Buck Waveforms for (Note: Only Three Bucks Shown Here)
747
Control of Four Buck Stages
749
Pwm1 )
749
Pwm2 Pwm1
749
Pwm1) )
750
Pwm1 )
753
Control of Dual 3-Phase Inverter Stages as Is Commonly Used in Motor Control
755
3-Phase Inverter Waveforms for (Only One Inverter Shown)
756
Configuring Two PWM Modules for Phase Control
758
Timing Waveforms Associated with Phase Control between 2 Modules
759
Control of a 3-Phase Interleaved DC/DC Converter
760
3-Phase Interleaved DC/DC Converter Waveforms for
761
Pwm2 Pwm1)
763
ZVS Full-H Bridge Waveforms
764
Peak Current Mode Control of a Buck Converter
766
Peak Current Mode Control Waveforms for
766
Control of Two Resonant Converter Stages
768
H-Bridge LLC Resonant Converter PWM Waveforms
768
Time-Base Period and Mirror 2 Register (TBPRD / TBPRDM2)
770
Time-Base Period and Mirror 2 Register (TBPRD / TBPRDM2) Field Descriptions
770
Time-Base Period High-Resolution and Mirror 2 Register (TBPRDHR / TBPRDHRM2)
770
Time-Base Period High-Resolution and Mirror 2 Register (TBPRDHR / TBPRDHRM2) Field Descriptions
770
Time-Base Period Mirror Register (TBPRDM)
770
Time-Base Period High-Resolution Mirror Register (TBPRDHRM)
771
Time-Base Period High-Resolution Mirror Register (TBPRDHRM) Field Descriptions
771
Time-Base Period Mirror Register (TBPRDM) Field Descriptions
771
Time-Base Phase Register and Mirror Register (TBPHS / TBPHSM)
771
Time-Base Control Register (TBCTL)
772
Time-Base Counter Register (TBCTR)
772
Time-Base Counter Register (TBCTR) Field Descriptions
772
Time-Base Phase High-Resolution Register and Mirror Register (TBPHSHR / TBPHSHRM)
772
Time-Base Phase High-Resolution Register and Mirror Register (TBPHSHR / TBPHSHRM) Field Descriptions
772
Time-Base Phase Register and Mirror Register (TBPHS / TBPHSM) Field Descriptions
772
Time-Base Control Register (TBCTL) Field Descriptions
773
High-Resolution Period Control Register (HRPCTL)
775
High-Resolution Period Control Register (HRPCTL) Field Descriptions
775
Time-Base Status Register (TBSTS)
775
Time-Base Status Register (TBSTS) Field Descriptions
775
Epwmx Link Register (EPWMXLINK)
776
Time-Base Control Register 2 (TBCTL2)
776
Time-Base Control Register 2 (TBCTL2) Field Descriptions
776
Epwmx Link Register (EPWMXLINK) Field Descriptions
777
Counter-Compare Control Register (CMPCTL)
779
Counter-Compare Control Register (CMPCTL) Field Descriptions
779
Compare Control Register (CMPCTL2)
780
Counter-Compare Control Register (CMPCTL2) Field Descriptions
780
Compare a High-Resolution and Mirror 2 Register (CMPAHR / CMPAHRM2 )
781
Compare a High-Resolution and Mirror 2 Register (CMPAHR / CMPAHRM2 ) Field Descriptions
781
Compare a High-Resolution Mirror Register (CMPAHRM)
782
Compare a High-Resolution Mirror Register (CMPAHRM) Field Descriptions
782
Counter-Compare a and Mirror 2 Register (CMPA / CMPAM2)
782
Counter-Compare a and Mirror 2 Register (CMPA / CMPAM2) Field Descriptions
782
Counter-Compare a Mirror Register (CMPAM)
782
Counter-Compare a Mirror Register (CMPAM) Field Descriptions
783
Counter-Compare B Register (CMPB)
783
Counter-Compare B Register (CMPBM)
783
Counter-Compare B Register (CMPBM) Field Descriptions
783
Counter-Compare B Register (CMPB) Field Descriptions
784
Counter-Compare C Register (CMPC)
784
Counter-Compare C Register (CMPC) Field Descriptions
784
Counter-Compare D Register (CMPD)
784
Compare B High-Resolution Mirror Register (CMPBHRM)
785
Compare B High-Resolution Mirror Register (CMPBHRM) Field Descriptions
785
Compare B High-Resolution Register (CMPBHR)
785
Compare B High-Resolution Register (CMPBHR) Field Descriptions
785
Counter-Compare D Register (CMPD) Field Descriptions
785
Action-Qualifier Output a Control Register and Mirror Register (AQCTLA / AQCTLAM)
786
Action-Qualifier Output a Control Register and Mirror Register (AQCTLA / AQCTLAM) Field Descriptions
786
Action-Qualifier Output B Control Register and Mirror Register (AQCTLB / AQCTLBM)
787
Action-Qualifier Output B Control Register and Mirror Register (AQCTLB / AQCTLBM) Field Descriptions
787
Action-Qualifier Software Force Register and Mirror Register (AQSFRC / AQSFRCM)
788
Action-Qualifier Software Force Register and Mirror Register (AQSFRC / AQSFRCM) Field Descriptions
788
Action-Qualifier Continuous Software Force Register and Mirror Register (AQCSFRC / AQCSFRCM)
789
Action-Qualifier Continuous Software Force Register and Mirror Register (AQCSFRC / AQCSFRCM) Field Descriptions
789
Action Qualifier Control Register (AQCTLR)
790
Action Qualifier Control Register (AQCTLR) Field Description
790
Dead-Band Generator Control Register (DBCTL)
791
Dead-Band Generator Control Register (DBCTL) Field Descriptions
791
Dead Band Falling Edge Delay High-Resolution Register (DBFEDHR)
793
Dead Band Rising Edge Delay High-Resolution Register (DBREDHR)
793
Dead Band Rising Edge Delay High-Resolution Register (DBREDHR) Field Descriptions
793
Dead-Band Generator Falling Edge Delay and Mirror Register (DBFED / DBFEDM)
793
Dead-Band Generator Falling Edge Delay and Mirror Register (DBFED / DBFEDM) Field Descriptions
793
Dead-Band Generator Rising Edge Delay and Mirror Register (DBRED / DBREDM)
793
Dead-Band Generator Rising Edge Delay and Mirror Register (DBRED / DBREDM) Field Descriptions
793
Dead Band Falling Edge Delay High-Resolution Register (DBFEDHR) Field Descriptions
794
PWM-Chopper Control Register (PCCTL)
795
PWM-Chopper Control Register (PCCTL) Bit Descriptions
795
Trip-Zone Select Register (TZSEL)
797
Trip-Zone Submodule Select Register (TZSEL) Field Descriptions
797
Trip-Zone Control Register (TZCTL)
798
Trip-Zone Control Register Field Descriptions
798
Trip-Zone Enable Interrupt Register (TZEINT)
799
Trip-Zone Enable Interrupt Register (TZEINT) Field Descriptions
799
Trip-Zone Flag Register (TZFLG)
800
Trip-Zone Flag Register (TZFLG) Field Descriptions
800
Trip-Zone Clear Register and Mirror Register (TZCLR / TZCLRM)
801
Trip-Zone Clear Register and Mirror Register (TZCLR / TZCLRM) Field Descriptions
801
Trip-Zone Digital Compare Event Select Register (TZDCSEL)
802
Trip-Zone Force Register (TZFRC)
802
Trip-Zone Force Register (TZFRC) Field Descriptions
802
Trip Zone Digital Compare Event Select Register (TZDCSEL) Field Descriptions
803
Digital Compare Trip Select (DCTRIPSEL)
804
Digital Compare Trip Select (DCTRIPSEL) Field Descriptions
804
Digital Compare a Control Register (DCACTL)
805
Digital Compare a Control Register (DCACTL) Field Descriptions
805
Digital Compare B Control Register (DCBCTL)
806
Digital Compare B Control Register (DCBCTL) Field Descriptions
806
Digital Compare Filter Control Register (DCFCTL)
806
Digital Compare Filter Control Register (DCFCTL) Field Descriptions
806
Digital Compare Capture Control Register (DCCAPCTL)
807
Digital Compare Capture Control Register (DCCAPCTL) Field Descriptions
807
Digital Compare Counter Capture Register (DCCAP)
807
Digital Compare Counter Capture Register (DCCAP) Field Descriptions
808
Digital Compare Filter Offset Counter Register (DCFOFFSETCNT)
808
Digital Compare Filter Offset Counter Register (DCFOFFSETCNT) Field Descriptions
808
Digital Compare Filter Offset Register (DCFOFFSET)
808
Digital Compare Filter Offset Register (DCFOFFSET) Field Descriptions
808
Digital Compare a High Trip Input Select (DCAHTRIPSEL) (EALLOW-Protected)
809
Digital Compare Filter Window Counter Register (DCFWINDOWCNT)
809
Digital Compare Filter Window Counter Register (DCFWINDOWCNT) Field Descriptions
809
Digital Compare Filter Window Register (DCFWINDOW)
809
Digital Compare Filter Window Register (DCFWINDOW) Field Descriptions
809
Digital Compare a High Trip Input Select (DCAHTRIPSEL) Field Descriptions
810
Digital Compare a Low Trip Input Select (DCALTRIPSEL) (EALLOW-Protected)
811
Digital Compare a Low Trip Input Select (DCALTRIPSEL) Field Descriptions
811
Digital Compare B High Trip Input Select (DCBHTRIPSEL) (EALLOW-Protected)
812
Digital Compare B High Trip Input Select (DCBHTRIPSEL) Field Descriptions
812
Digital Compare B Low Trip Input Select (DCBLTRIPSEL) (EALLOW-Protected)
813
Digital Compare B Low Trip Input Select (DCBLTRIPSEL) Field Descriptions
813
GPIO Trip Input Select Register (Gptripxsel)
815
GPIOTRIP Input Select Registers
815
GPTRIP Input Signals
815
GPIO Trip Input Select Register (Gptripxsel) Field Descriptions
816
Event-Trigger Selection Register (ETSEL)
817
Event-Trigger Selection Register (ETSEL) Field Descriptions
817
Event-Trigger Prescale Register (ETPS)
818
Event-Trigger Prescale Register (ETPS) Field Descriptions
819
Event-Trigger Interrupt Pre-Scale Register (ETINTPS)
820
Event-Trigger Interrupt Pre-Scale Register (ETINTPS) Field Descriptions
820
Event-Trigger SOC Pre-Scale Register (ETSOCPS)
821
Event-Trigger SOC Pre-Scale Register (ETSOCPS) Field Descriptions
821
Event-Trigger Flag Register (ETFLG)
822
Event-Trigger Flag Register (ETFLG) Field Descriptions
822
Event-Trigger Clear Register and Mirror Register (ETCLR / ETCLRM)
823
Event-Trigger Clear Register and Mirror Register (ETCLR / ETCLRM) Field Descriptions
823
Event-Trigger Force Register (ETFRC)
823
Event-Trigger Force Register (ETFRC) Field Descriptions
823
Event-Trigger Counter Initialization Control Register (ETCNTINITCTL)
824
Event-Trigger Counter Initialization Control Register (ETCNTINITCTL) Field Descriptions
824
Event-Trigger Counter Initialization Register (ETCNTINIT)
824
Event-Trigger Counter Initialization Register (ETCNTINIT) Field Descriptions
825
SPRUHE8E - October 2012 - Revised November 2019
827
Capture and APWM Modes of Operation
829
Counter Compare and PRD Effects on the Ecap Output in APWM Mode
830
Capture Function Diagram
831
Event Prescale Control
832
Prescale Function Waveforms
832
Details of the Continuous/One-Shot Block
833
Details of the Counter and Synchronization Block
834
Interrupts in Ecap Module
835
PWM Waveform Details of APWM Mode Operation
836
Time-Base Frequency and Period Calculation
837
Capture-1 Register (CAP1)
838
Capture-1 Register (CAP1) Field Descriptions
838
Capture-2 Register (CAP2)
838
Capture-2 Register (CAP2) Field Descriptions
838
Counter Phase Control Register (CTRPHS)
838
Counter Phase Control Register (CTRPHS) Field Descriptions
838
Time-Stamp Counter Register (TSCTR)
838
Time-Stamp Counter Register (TSCTR) Field Descriptions
838
Capture-3 Register (CAP3)
839
Capture-3 Register (CAP3) Field Descriptions
839
Capture-4 Register (CAP4)
839
Capture-4 Register (CAP4) Field Descriptions
839
ECAP Control Register 1 (ECCTL1)
839
ECAP Control Register 1 (ECCTL1) Field Descriptions
839
ECAP Control Register 2 (ECCTL2)
840
ECAP Control Register 2 (ECCTL2) Field Descriptions
841
ECAP Interrupt Enable Register (ECEINT)
843
ECAP Interrupt Enable Register (ECEINT) Field Descriptions
843
ECAP Interrupt Clear Register (ECCLR)
844
ECAP Interrupt Flag Register (ECFLG)
844
ECAP Interrupt Flag Register (ECFLG) Field Descriptions
844
ECAP Interrupt Clear Register (ECCLR) Field Descriptions
845
ECAP Interrupt Forcing Register (ECFRC)
845
ECAP Interrupt Forcing Register (ECFRC) Field Descriptions
845
Control and Status Register Set
846
Capture Sequence for Absolute Time-Stamp and Rising Edge Detect
847
Capture Sequence for Absolute Time-Stamp with Rising and Falling Edge Detect
849
Capture Sequence for Delta Mode Time-Stamp and Rising Edge Detect
851
Capture Sequence for Delta Mode Time-Stamp with Rising and Falling Edge Detect
853
PWM Waveform Details of APWM Mode Operation
855
Optical Encoder Disk
858
QEP Encoder Output Signal for Forward/Reverse Movement
858
Index Pulse Example
859
EQEP Memory Map
861
Functional Block Diagram of the Eqep Peripheral
861
Functional Block Diagram of Decoder Unit
863
Quadrature Decoder State Machine
864
Quadrature Decoder Truth Table
864
Quadrature-Clock and Direction Decoding
865
Position Counter Reset by Index Pulse for 1000 Line Encoder (QPOSMAX = 3999 or 0Xf9F)
867
Position Counter Underflow/Overflow (QPOSMAX = 4)
868
Software Index Marker for 1000-Line Encoder (QEPCTL[IEL] = 1)
869
Strobe Event Latch (QEPCTL[SEL] = 1)
870
Eqep Position-Compare Unit
871
Eqep Position-Compare Event Generation Points
872
Eqep Position-Compare Sync Output Pulse Stretcher
872
Eqep Edge Capture Unit
874
Unit Position Event for Low Speed Measurement (QCAPCTL[UPPS] = 0010)
874
Eqep Edge Capture Unit - Timing Details
875
Eqep Unit Time Base
876
Eqep Watchdog Timer
876
Eqep Decoder Control (QDECCTL) Register Field Descriptions
877
EQEP Interrupt Generation
877
QEP Decoder Control (QDECCTL) Register
877
Eqep Control (QEPCTL) Register
878
Eqep Control (QEPCTL) Register Field Descriptions
879
Eqep Position-Compare Control (QPOSCTL) Register
880
Eqep Position-Compare Control (QPOSCTL) Register Field Descriptions
880
Eqep Capture Control (QCAPCTL) Register
881
Eqep Capture Control (QCAPCTL) Register Field Descriptions
881
Eqep Position Counter (QPOSCNT) Register
881
Eqep Position Counter (QPOSCNT) Register Field Descriptions
881
Eqep Position Counter Initialization (QPOSINIT) Register
881
Eqep Index Position Latch (QPOSILAT) Register
882
Eqep Index Position Latch (QPOSILAT) Register Field Descriptions
882
Eqep Maximum Position Count (QPOSMAX) Register Field Descriptions
882
Eqep Maximum Position Count Register (QPOSMAX) Register
882
Eqep Position Counter Initialization (QPOSINIT) Register Field Descriptions
882
Eqep Position-Compare (QPOSCMP) Register
882
Eqep Position-Compare (QPOSCMP) Register Field Descriptions
882
Eqep Strobe Position Latch (QPOSSLAT) Register
882
Eqep Position Counter Latch (QPOSLAT) Register
883
Eqep Position Counter Latch (QPOSLAT) Register Field Descriptions
883
Eqep Register Unit Period (QUPRD) Register
883
Eqep Strobe Position Latch (QPOSSLAT) Register Field Descriptions
883
Eqep Unit Period (QUPRD) Register Field Descriptions
883
Eqep Unit Timer (QUTMR) Register
883
Eqep Unit Timer (QUTMR) Register Field Descriptions
883
Eqep Watchdog Timer (QWDTMR) Register
883
Eqep Interrupt Enable (QEINT) Register
884
Eqep Interrupt Enable(QEINT) Register Field Descriptions
884
Eqep Watchdog Period (QWDPRD) Register
884
Eqep Watchdog Period (QWDPRD) Register Field Description
884
Eqep Watchdog Timer (QWDTMR) Register Field Descriptions
884
Eqep Interrupt Flag (QFLG) Register
885
Eqep Interrupt Flag (QFLG) Register Field Descriptions
885
Eqep Interrupt Clear (QCLR) Register
886
Eqep Interrupt Clear (QCLR) Register Field Descriptions
886
Eqep Interrupt Force (QFRC) Register
887
Eqep Interrupt Force (QFRC) Register Field Descriptions
887
Eqep Status (QEPSTS) Register
888
Eqep Status (QEPSTS) Register Field Descriptions
888
Eqep Capture Period (QCPRD) Register
889
Eqep Capture Period Register (QCPRD) Register Field Descriptions
889
Eqep Capture Timer (QCTMR) Register
889
Eqep Capture Timer (QCTMR) Register Field Descriptions
889
Eqep Capture Timer Latch (QCTMRLAT) Register
889
Eqep Capture Period Latch (QCPRDLAT) Register
890
Eqep Capture Period Latch (QCPRDLAT) Register Field Descriptions
890
Eqep Capture Timer Latch (QCTMRLAT) Register Field Descriptions
890
Analog Subsystem Block Diagram
892
Simplified ACIB Model
893
Simplified ACIB Signals
893
16-Bit Read
894
16-Bit Write
894
32-Bit Read
895
ADC Trigger
895
ADC Interrupt
896
ADC Module Block Diagram
897
SOC Block Diagram
898
Trigxsel Trigger Options
899
Adcinx Input Model
900
Sample Timings with Different Values of ACQPS
900
ONESHOT Single Conversion
901
Round Robin Priority Example
903
High Priority Example
904
Interrupt Structure
906
ADC Configuration and Control Registers (Adcregs and Adcresult)
909
ADC Registers
909
ADC Control Register 1 (ADCCTL1) (Address Offset 00H)
910
ADC Control Register 1 (ADCCTL1) Field Descriptions
910
ADC Control Register 2 (ADCCTL2) (Address Offset 01H)
912
ADC Control Register 2 (ADCCTL2) Field Descriptions
912
ADC Interrupt Flag Register (ADCINTFLG) (Address Offset 04H)
912
ADC Interrupt Flag Register (ADCINTFLG) Field Descriptions
912
ADC Interrupt Flag Clear Register (ADCINTFLGCLR) (Address Offset 05H)
913
ADC Interrupt Flag Clear Register (ADCINTFLGCLR) Field Descriptions
913
ADC Interrupt Overflow Clear Register (ADCINTOVFCLR) (Address Offset 07H)
913
ADC Interrupt Overflow Register (ADCINTOVF) (Address Offset 06H)
913
ADC Interrupt Overflow Register (ADCINTOVF) Field Descriptions
913
ADC Interrupt Overflow Clear Register (ADCINTOVFCLR) Field Descriptions
914
Interrupt Select 1 and 2 Register (INTSEL1N2) (Address Offset 08H)
914
Interrupt Select 3 and 4 Register (INTSEL3N4) (Address Offset 09H)
914
Interrupt Select 5 and 6 Register (INTSEL5N6) (Address Offset 0Ah)
914
Interrupt Select 7 and 8 Register (INTSEL7N8) (Address Offset 0Bh)
914
Interrupt Select 9 and 10 Register (INTSEL9N10) (Address Offset 0Ch)
915
Intselxny Register Field Descriptions
915
ADC Start of Conversion Priority Control Register (SOCPRICTL)
916
SOCPRICTL Register Field Descriptions
916
ADC Sample Mode Register (ADCSAMPLEMODE) (Address Offset 12H)
918
ADC Sample Mode Register (ADCSAMPLEMODE) Field Descriptions
918
ADC Interrupt Trigger SOC Select 1 Register (ADCINTSOCSEL1) (Address Offset 14H)
919
ADC Interrupt Trigger SOC Select 1 Register (ADCINTSOCSEL1) Register Field Descriptions
919
ADC Interrupt Trigger SOC Select 2 Register (ADCINTSOCSEL2) (Address Offset 15H)
920
ADC Interrupt Trigger SOC Select 2 Register (ADCINTSOCSEL2) Field Descriptions
920
ADC SOC Flag 1 Register (ADCSOCFLG1) (Address Offset 18H)
920
ADC SOC Flag 1 Register (ADCSOCFLG1) Field Descriptions
920
ADC SOC Force 1 Register (ADCSOCFRC1) (Address Offset 1Ah)
920
ADC SOC Force 1 Register (ADCSOCFRC1) Field Descriptions
921
ADC SOC Overflow 1 Register (ADCSOCOVF1) (Address Offset 1Ch)
921
ADC SOC Overflow 1 Register (ADCSOCOVF1) Field Descriptions
921
ADC SOC Overflow Clear 1 Register (ADCSOCOVFCLR1) (Address Offset 1Eh)
921
ADC SOC Overflow Clear 1 Register (ADCSOCOVFCLR1) Field Descriptions
921
ADC SOC0 - SOC15 Control Registers (Adcsocxctl) (Address Offset 20H - 2Fh)
922
ADC SOC0 - SOC15 Control Registers (Adcsocxctl) Register Field Descriptions
922
ADC Offset Trim Register (ADCOFFTRIM) (Address Offset 41H)
924
ADC Reference/Gain Trim Register (ADCREFTRIM) (Address Offset 40H)
924
ADC Reference/Gain Trim Register (ADCREFTRIM) Field Descriptions
924
ADC Offset Trim Register (ADCOFFTRIM) Field Descriptions
925
ADC RESULT0 - ADCRESULT15 Registers (Adcresultx) Field Descriptions
925
ADC RESULT0 - RESULT15 Registers (Adcresultx) (PF1 Block Address Offset 00H - 0Fh)
925
ADC Revision Register (ADCREV) (Address Offset 4Fh)
925
ADC Revision Register (ADCREV) Field Descriptions
925
Analog Subsystem Control Registers (Analogsysctrlreg)
926
ADC Interrupt Overflow Detect Register (INTOVF)
927
ADC Interrupt Overflow Detect Register (INTOVF) Field Descriptions
927
ADC Interrupt Overflow Clear Register (INTOVFCLR)
928
ADC Interrupt Overflow Clear Register (INTOVFCLR) Field Descriptions
928
Control System: Lock Register (CLOCK)
929
Control System: Lock Register (CLOCK) Field Descriptions
929
Control System: ACIB Status Register (CCIBSTATUS)
930
Control System: ACIB Status Register (CCIBSTATUS) Field Descriptions
930
Control System: Clock Control Register (CCLKCTL)
931
Control System: Clock Control Register (CCLKCTL) Field Descriptions
931
ADC Start of Conversion Trigger Overflow Detect Register (TRIGOVF)
932
ADC Start of Conversion Trigger Overflow Detect Register (TRIGOVF) Field Descriptions
932
ADC Start of Conversion Trigger Overflow Flag Clear Register (TRIGOVFCLR)
933
ADC Start of Conversion Trigger Overflow Flag Clear Register (TRIGOVFCLR) Field Descriptions
933
ADC Start of Conversion Trigx Input Select Register (Trigxsel)
934
ADC Start of Conversion Trigx Input Select Register (Trigxsel) Field Descriptions
934
Timing Example for Sequential Mode / Late Interrupt Pulse
935
Timing Example for Sequential Mode / Early Interrupt Pulse
936
Timing Example for Simultaneous Mode / Late Interrupt Pulse
937
Timing Example for Simultaneous Mode / Early Interrupt Pulse
938
Comparator
939
Comparator Block Diagram
939
Comparator Truth Table
939
Comparator Control (COMPCTL) Register
941
Comparator Module Registers
941
COMPCTL Register Field Descriptions
941
Compare Output Status (COMPSTS) Register
942
Compare Output Status (COMPSTS) Register Field Descriptions
942
DAC Value (DACVAL) Register
942
DAC Value (DACVAL) Register Field Descriptions
942
DAC Test (DACTEST) Register
943
DAC Test (DACTEST) Register Field Descriptions
943
DMA Block Diagram
950
Peripheral Interrupt Trigger Input Diagram
951
Peripheral Interrupt Trigger Source Options
952
4-Stage Pipeline DMA Transfer
953
4-Stage Pipeline with One Read Stall (Mcbsp as Source)
953
Arbitration When Accessing ACIB
955
DMA State Diagram
960
Overrun Detection Logic
962
DMA Register Summary
963
DMA Control Register (DMACTRL)
964
DMA Control Register (DMACTRL) Field Descriptions
964
Debug Control Register (DEBUGCTRL)
966
Debug Control Register (DEBUGCTRL) Field Descriptions
966
Revision Register (REVISION)
966
Revision Register (REVISION) Field Descriptions
966
Priority Control Register 1 (PRIORITYCTRL1)
967
Priority Control Register 1 (PRIORITYCTRL1) Field Descriptions
967
Priority Status Register (PRIORITYSTAT)
968
Priority Status Register (PRIORITYSTAT) Field Descriptions
968
Mode Register (MODE)
969
Mode Register (MODE) Field Descriptions
969
Control Register (CONTROL)
971
Control Register (CONTROL) Field Descriptions
971
Burst Count Register (BURST_COUNT)
973
Burst Count Register (BURST_COUNT) Field Descriptions
973
Burst Size Register (BURST_SIZE)
973
Burst Size Register (BURST_SIZE) Field Descriptions
973
Source Burst Step Size Register (SRC_BURST_STEP)
974
Source Burst Step Size Register (SRC_BURST_STEP) Field Descriptions
974
Destination Burst Step Register Size (DST_BURST_STEP)
975
Destination Burst Step Register Size (DST_BURST_STEP) Field Descriptions
975
Transfer Size Register (TRANSFER_SIZE)
975
Transfer Size Register (TRANSFER_SIZE) Field Descriptions
975
Source Transfer Step Size Register (SRC_TRANSFER_STEP)
976
Source Transfer Step Size Register (SRC_TRANSFER_STEP) Field Descriptions
976
Transfer Count Register (TRANSFER_COUNT)
976
Transfer Count Register (TRANSFER_COUNT) Field Descriptions
976
Destination Transfer Step Size Register (DST_TRANSFER_STEP)
977
Destination Transfer Step Size Register (DST_TRANSFER_STEP) Field Descriptions
977
Source/Destination Wrap Size Register (SRC/DST_WRAP_SIZE)
977
Source/Destination Wrap Size Register (SRC/DST_WRAP_SIZE) Field Descriptions
977
Source/Destination Wrap Count Register (SCR/DST_WRAP_COUNT)
978
Source/Destination Wrap Count Register (SCR/DST_WRAP_COUNT) Field Descriptions
978
Source/Destination Wrap Step Size Registers (SRC/DST_WRAP_STEP)
978
Source/Destination Wrap Step Size Registers (SRC/DST_WRAP_STEP) - EALLOW Protected
978
Source/Destination Wrap Step Size Registers (SRC/DST_WRAP_STEP) Field Descriptions
978
(Src_Beg_Addr/Dst_Beg_Addr)
979
(Src_Beg_Addr_Shadow/Dst_Beg_Addr_Shadow)
979
Active Source Begin and Current Address Pointer Registers
979
Active Source Begin and Current Address Pointer Registers (SRC_BEG_ADDR/DST_BEG_ADDR)
979
Active Source Begin and Current Address Pointer Registers (SRC_BEG_ADDR/DST_BEG_ADDR) Field
979
Descriptions
979
Shadow Source Begin and Current Address Pointer Registers
979
Shadow Source Begin and Current Address Pointer Registers (SRC_BEG_ADDR_SHADOW/DST_BEG_ADDR_SHADOW) - All EALLOW Protected
979
Shadow Source Begin and Current Address Pointer Registers (SRC_BEG_ADDR_SHADOW/DST_BEG_ADDR_SHADOW) Field Descriptions
979
(Src_Addr_Shadow/Dst_Addr_Shadow)
980
(SRC_ADDR_SHADOW/DST_ADDR_SHADOW) Field Descriptions
980
Active Destination Begin and Current Address Pointer Registers (SRC_ADDR/DST_ADDR)
980
Active Destination Begin and Current Address Pointer Registers (SRC_ADDR/DST_ADDR) Field
980
Descriptions
980
Shadow Destination Begin and Current Address Pointer Registers
980
Shadow Destination Begin and Current Address Pointer Registers (SRC_ADDR_SHADOW/DST_ADDR_SHADOW) - All EALLOW Protected
980
C28 Serial Peripheral Interface (SPI)
981
Enhanced SPI Module Overview
982
SPI CPU Interface
982
SPI Block Diagram
983
Serial Peripheral Interface Module Block Diagram
984
Overview of SPI Module Registers
985
SPI Module Signal Summary
985
SPI Registers
985
SPI Operation
986
SPI Master/Slave Connection
987
SPI Interrupts
988
SPI Clocking Scheme Selection Guide
991
SPI: SPICLK-CLKOUT Characteristic When (BRR + 1) Is Odd, BRR > 3, and CLOCK POLARITY = 1
991
SPICLK Signal Options
991
Five Bits Per Character
993
SPI FIFO Description
993
SPI FIFO Interrupt Flags and Enable Logic Generation
994
SPI Interrupt Flag Modes
994
4-Wire Vs. 3-Wire SPI Pin Functions
995
SPI 3-Wire Master Mode
995
SPI 3-Wire Mode Description
995
3-Wire SPI Pin Configuration
996
SPI 3-Wire Slave Mode
996
SPI STEINV Bit in Digital Audio Transfers
997
C28 SPI-A to M3 SSI3 Internal Loopback
998
SPI Digital Audio Receiver Configuration Using 2 Spis
998
Standard Right-Justified Digital Audio Data Format
998
Loopback Initialization and Configuration
999
Loopback Modes
999
SSI and SPI Connections for Loopback Mode
999
SPI Configuration Control Register (SPICCR) - Address 7040H
1001
SPI Configuration Control Register (SPICCR) Field Descriptions
1001
SPI Control Registers
1001
SPI Registers and Waveforms
1001
Character Length Control Bit Values
1002
SPI Operation Control Register (SPICTL) - Address 7041H
1002
SPI Operation Control Register (SPICTL) Field Descriptions
1002
SPI Status Register (SPIST) - Address 7042H
1003
SPI Status Register (SPIST) Field Descriptions
1003
Field Descriptions
1004
SPI Baud Rate Register (SPIBRR) - Address 7044H
1004
SPI Emulation Buffer Register (SPIRXEMU) - Address 7046H
1005
SPI Emulation Buffer Register (SPIRXEMU) Field Descriptions
1005
SPI Serial Receive Buffer Register (SPIRXBUF) - Address 7047H
1005
SPI Serial Receive Buffer Register (SPIRXBUF) Field Descriptions
1005
SPI Serial Data Register (SPIDAT) - Address 7049H
1006
SPI Serial Data Register (SPIDAT) Field Descriptions
1006
SPI Serial Transmit Buffer Register (SPITXBUF) - Address 7048H
1006
SPI Serial Transmit Buffer Register (SPITXBUF) Field Descriptions
1006
SPI FIFO Receive (SPIFFRX) Register − Address 704Bh
1007
SPI FIFO Transmit (SPIFFTX) Register Field Descriptions
1007
SPI FIFO Transmit (SPIFFTX) Register − Address 704Ah
1007
SPI FIFO Control (SPIFFCT) Register Field Descriptions
1008
SPI FIFO Control (SPIFFCT) Register − Address 704Ch
1008
SPI FIFO Receive (SPIFFRX) Register Field Descriptions
1008
SPI Priority Control Register (SPIPRI) - Address 704Fh
1009
SPI Priority Control Register (SPIPRI) Field Descriptions
1009
Clock Polarity = 0, Clock Phase
1010
CLOCK POLARITY = 0, CLOCK PHASE = 0 (All Data Transitions Are During the Rising Edge, Non-Delayed Clock. Inactive Level Is Low.)
1010
SPI Example Waveforms
1010
By Half Clock Cycle. Inactive Level Is Low.)
1011
Clock Polarity = 1, Clock Phase
1012
Level Is High.)
1012
By Half Clock Cycle. Inactive Level Is High.)
1013
Clock Polarity = 1, Clock Phase
1013
SPISTE Behavior in Master Mode (Master Lowers SPISTE During the Entire 16 Bits of Transmission.)
1014
SPISTE Behavior in Slave Mode (Slave's SPISTE Is Lowered During the Entire 16 Bits of Transmission.)
1015
C28 Serial Communications Interface (SCI)
1016
Enhanced SCI Module Overview
1017
SCI CPU Interface
1017
Serial Communications Interface (SCI) Module Block Diagram
1018
Architecture
1019
SCI-A Registers
1019
SCI-B Registers
1019
SCI Module Signal Summary
1020
Programming the Data Format Using SCICCR
1021
Typical SCI Data Frame Formats
1021
Idle-Line Multiprocessor Communication Format
1022
Double-Buffered WUT and TXSHF
1023
Address-Bit Multiprocessor Communication Format
1024
SCI Asynchronous Communications Format
1025
SCI RX Signals in Communication Modes
1025
SCI TX Signals in Communications Mode
1026
Asynchronous Baud Register Values for Common SCI Bit Rates
1027
SCI FIFO Interrupt Flags and Enable Logic
1028
SCI Interrupt Flags
1028
C28 SCI-A to M3 UART4 Internal Loopback
1029
Loopback Initialization and Configuration
1030
UART and SCI Connections for Loopback Mode
1030
SCI Module Register Summary
1031
SCI Registers
1031
SCIA Registers
1031
SCIB Registers
1031
SCI Communication Control Register (SCICCR)
1032
SCI Communication Control Register (SCICCR) - Address 7050H
1032
SCI Communication Control Register (SCICCR) Field Descriptions
1032
SCI Control Register 1 (SCICTL1)
1033
SCI Control Register 1 (SCICTL1) - Address 7051H
1033
SCI Control Register 1 (SCICTL1) Field Descriptions
1033
Baud-Select Lsbyte Register (SCILBAUD) - Address 7053H
1035
Baud-Select Msbyte Register (SCIHBAUD) - Address 7052H
1035
Baud-Select Register Field Descriptions
1035
SCI Baud-Select Registers (SCIHBAUD, SCILBAUD)
1035
SCI Control Register 2 (SCICTL2)
1036
SCI Control Register 2 (SCICTL2) - Address 7054H
1036
SCI Control Register 2 (SCICTL2) Field Descriptions
1036
SCI Receiver Status Register (SCIRXST)
1036
SCI Receiver Status Register (SCIRXST) - Address 7055H
1036
SCI Receiver Status Register (SCIRXST) Field Descriptions
1037
Emulation Data Buffer Register (SCIRXEMU) - Address 7056H
1038
Receiver Data Buffer Registers (SCIRXEMU, SCIRXBUF)
1038
Register SCIRXST Bit Associations - Address 7055H
1038
SCI Receive Data Buffer Register (SCIRXBUF) - Address 7057H
1038
SCI FIFO Registers (SCIFFTX, SCIFFRX, SCIFFCT)
1039
SCI FIFO Transmit (SCIFFTX) Register - Address 705Ah
1039
SCI FIFO Transmit (SCIFFTX) Register Field Descriptions
1039
SCI Receive Data Buffer Register (SCIRXBUF) Field Descriptions
1039
SCI Transmit Data Buffer Register (SCITXBUF)
1039
Transmit Data Buffer Register (SCITXBUF) - Address 7059H
1039
SCI FIFO Receive (SCIFFRX) Register - Address 705Bh
1040
SCI FIFO Receive (SCIFFRX) Register Field Descriptions
1040
SCI FIFO Control (SCIFFCT) Register - Address 705Ch
1041
SCI FIFO Control (SCIFFCT) Register Field Descriptions
1041
Priority Control Register (SCIPRI)
1043
SCI Priority Control Register (SCIPRI) - Address 705Fh
1043
SCI Priority Control Register (SCIPRI) Field Descriptions
1043
C28 Inter-Integrated Circuit Module
1044
Introduction to the I2C Module
1045
Multiple I2C Modules Connected
1045
Features
1046
Features Not Supported
1046
Functional Overview
1046
Clock Generation
1047
I2C Module Conceptual Block Diagram
1047
Clocking Diagram for the I2C Module
1048
Data Validity
1048
I2C Module Operational Details
1048
Input and Output Voltage Levels
1048
Bit Transfer on the I2C-Bus
1049
Operating Modes
1049
Operating Modes of the I2C Module
1049
I2C Module START and STOP Conditions
1050
Serial Data Formats
1050
I2C Module 10-Bit Addressing Format (FDF = 0, XA = 1 in I2CMDR)
1051
I2C Module 7-Bit Addressing Format (FDF = 0, XA = 0 in I2CMDR)
1051
I2C Module Data Transfer (7-Bit Addressing with 8-Bit Data Configuration Shown)
1051
I2C Module Free Data Format (FDF = 1 in I2CMDR)
1051
NACK Bit Generation
1052
Repeated START Condition (in this Case, 7-Bit Addressing Format)
1052
Ways to Generate a NACK Bit
1052
Arbitration
1053
Clock Synchronization
1053
Synchronization of Two I2C Clock Generators During Arbitration
1053
Arbitration Procedure between Two Master-Transmitters
1054
Basic I2C Interrupt Requests
1054
Descriptions of the Basic I2C Interrupt Requests
1054
Interrupt Requests Generated by the I2C Module
1054
Enable Paths of the I2C Interrupt Requests
1055
I2C FIFO Interrupts
1055
Resetting/Disabling the I2C Module
1055
I2C Module Registers
1056
I2C Mode Register (I2CMDR)
1057
I2C Mode Register (I2CMDR) Field Descriptions
1057
How the MST and FDF Bits of I2CMDR Affect the Role of the TRX Bit of I2CMDR
1059
Master-Transmitter/Receiver Bus Activity Defined by the RM, STT, and STP Bits of I2CMDR
1059
I2C Extended Mode Register (I2CEMDR)
1060
I2C Extended Mode Register (I2CEMDR) Field Descriptions
1060
Pin Diagram Showing the Effects of the Digital Loopback Mode (DLB) Bit
1060
BCM Bit, Slave Transmitter Mode
1061
I2C Interrupt Enable Register (I2CIER)
1062
I2C Interrupt Enable Register (I2CIER) Field Descriptions
1062
I2C Status Register (I2CSTR)
1062
I2C Status Register (I2CSTR)
1063
I2C Status Register (I2CSTR) Field Descriptions
1063
I2C Interrupt Source Register (I2CISRC)
1065
I2C Interrupt Source Register (I2CISRC) Field Descriptions
1065
I2C Clock Divider Registers (I2CCLKL and I2CCLKH)
1066
I2C Prescaler Register (I2CPSC)
1066
I2C Prescaler Register (I2CPSC) Field Descriptions
1066
I2C Clock High-Time Divider Register (I2CCLKH)
1067
I2C Clock High-Time Divider Register (I2CCLKH) Field Description
1067
I2C Clock Low-Time Divider Register (I2CCLKL)
1067
I2C Clock Low-Time Divider Register (I2CCLKL) Field Description
1067
The Roles of the Clock Divide-Down Values (ICCL and ICCH)
1067
Dependency of Delay D on the Divide-Down Value IPSC
1068
I2C Own Address Register (I2COAR)
1068
I2C Own Address Register (I2COAR) Field Descriptions
1068
I2C Slave Address Register (I2CSAR)
1068
I2C Slave Address Register (I2CSAR) Field Descriptions
1068
I2C Data Count Register (I2CCNT)
1069
I2C Data Count Register (I2CCNT) Field Descriptions
1069
I2C Data Receive Register (I2CDRR)
1069
I2C Data Receive Register (I2CDRR) Field Descriptions
1069
I2C Data Transmit Register (I2CDXR)
1069
I2C Data Transmit Register (I2CDXR)
1070
I2C Data Transmit Register (I2CDXR) Field Descriptions
1070
I2C Transmit FIFO Register (I2CFFTX)
1070
I2C Transmit FIFO Register (I2CFFTX) Field Descriptions
1070
I2C Receive FIFO Register (I2CFFRX)
1071
I2C Receive FIFO Register (I2CFFRX) Field Descriptions
1071
C28 Multichannel Buffered Serial Port (Mcbsp)
1073
Features of the Mcbsp
1074
Overview
1074
Mcbsp Interface Pins/Signals
1075
Mcbsp Pins/Signals
1075
Conceptual Block Diagram of the Mcbsp
1076
Mcbsp Operation
1076
Companding (Compressing and Expanding) Data
1077
Data Transfer Process of Mcbsp
1077
Mcbsp Data Transfer Paths
1077
A-Law Transmit Data Companding Format
1078
Companding Processes
1078
Μ-Law Transmit Data Companding Format
1078
Clocking
1079
Clocking and Framing Data
1079
Example - Clock Signal Control of Bit Transfer Timing
1079
Serial Words
1079
Two Methods by Which the Mcbsp Can Compand Internal Data
1079
Frames and Frame Synchronization
1080
Generating Transmit and Receive Interrupts
1080
Ignoring Frame-Synchronization Pulses
1080
Frame Frequency
1081
Frame Phases
1081
Maximum Frame Frequency
1081
Mcbsp Operating at Maximum Packet Frequency
1081
Dual-Phase Frame Example
1082
Dual-Phase Frame for a Mcbsp Data Transfer
1082
Number of Phases, Words, and Bits Per Frame
1082
Register Bits that Determine the Number of Phases, Words, and Bits
1082
Single-Phase Frame Example
1082
Single-Phase Frame for a Mcbsp Data Transfer
1082
Implementing the AC97 Standard with a Dual-Phase Frame
1083
Mcbsp Reception
1083
Timing of an AC97-Standard Data Transfer Near Frame Synchronization
1083
Mcbsp Reception Physical Data Path
1084
Mcbsp Reception Signal Activity
1084
Mcbsp Transmission
1085
Mcbsp Transmission Physical Data Path
1085
Mcbsp Transmission Signal Activity
1085
Interrupts and DMA Events Generated by a Mcbsp
1086
Mcbsp Sample Rate Generator
1086
Block Diagram
1087
Conceptual Block Diagram of the Sample Rate Generator
1087
Choosing an Input Clock for the Sample Rate Generator with the SCLKME and CLKSM Bits
1088
Effects of DLB and CLKSTP on Clock Modes
1088
Polarity Options for the Input to the Sample Rate Generator
1089
Possible Inputs to the Sample Rate Generator and the Polarity Bits
1089
Frame Synchronization Generation in the Sample Rate Generator
1090
Synchronizing Sample Rate Generator Outputs to an External Clock
1090
CLKG Synchronization and FSG Generation When GSYNC = 1 and CLKGDV = 1
1091
CLKG Synchronization and FSG Generation When GSYNC = 1 and CLKGDV = 3
1092
Input Clock Selection for Sample Rate Generator
1092
Reset and Initialization Procedure for the Sample Rate Generator
1092
Mcbsp Exception/Error Conditions
1093
Overrun in the Receiver
1093
Types of Errors
1093
Overrun in the Mcbsp Receiver
1094
Overrun Prevented in the Mcbsp Receiver
1095
Possible Responses to Receive Frame-Synchronization Pulses
1095
Unexpected Receive Frame-Synchronization Pulse
1095
An Unexpected Frame-Synchronization Pulse During a Mcbsp Reception
1096
Data in the Mcbsp Transmitter Overwritten and Thus Not Transmitted
1097
Overwrite in the Transmitter
1097
Proper Positioning of Frame-Synchronization Pulses
1097
Underflow During Mcbsp Transmission
1098
Possible Responses to Transmit Frame-Synchronization Pulses
1099
Underflow Prevented in the Mcbsp Transmitter
1099
Unexpected Transmit Frame-Synchronization Pulse
1099
An Unexpected Frame-Synchronization Pulse During a Mcbsp Transmission
1100
Block - Channel Assignment
1101
Channels, Blocks, and Partitions
1101
Multichannel Selection Modes
1101
Proper Positioning of Frame-Synchronization Pulses
1101
2-Partition Mode
1102
Configuring a Frame for Multichannel Selection
1102
Multichannel Selection
1102
Using Two Partitions
1102
Alternating between the Channels of Partition a and the Channels of Partition B
1103
Reassigning Channel Blocks Throughout a Mcbsp Data Transfer
1104
Receive Channel Assignment and Control with Eight Receive Partitions
1104
Using Eight Partitions
1104
Mcbsp Data Transfer in the 8-Partition Mode
1105
Receive Multichannel Selection Mode
1105
Transmit Channel Assignment and Control When Eight Transmit Partitions Are Used
1105
Transmit Multichannel Selection Modes
1105
Selecting a Transmit Multichannel Selection Mode with the XMCM Bits
1106
Activity on Mcbsp Pins for the Possible Values of XMCM
1108
SPI Operation Using the Clock Stop Mode
1108
SPI Protocol
1108
Bits Used to Enable and Configure the Clock Stop Mode
1109
Clock Stop Mode
1109
Typical SPI Interface
1109
Clock Stop Mode Timing Diagrams
1110
Effects of CLKSTP, CLKXP, and CLKRP on the Clock Scheme
1110
SPI Transfer with CLKSTP = 10B (no Clock Delay), CLKXP = 0, and CLKRP
1111
SPI Transfer with CLKSTP = 10B (no Clock Delay), CLKXP = 1, and CLKRP
1111
SPI Transfer with CLKSTP = 11B (Clock Delay), CLKXP = 0, CLKRP = 1
1111
SPI Transfer with CLKSTP = 11B (Clock Delay), CLKXP = 1, CLKRP = 1
1111
Mcbsp as the SPI Master
1112
Procedure for Configuring a Mcbsp for SPI Operation
1112
Bit Values Required to Configure the Mcbsp as a SPI Master
1113
SPI Interface with Mcbsp Used as Master
1113
Bit Values Required to Configure the Mcbsp as an SPI Slave
1114
Mcbsp as an SPI Slave
1114
SPI Interface with Mcbsp Used as Slave
1114
Programming the Mcbsp Registers for the Desired Receiver Operation
1115
Receiver Configuration
1115
Register Bits Used to Reset or Enable the Mcbsp Receiver Field Descriptions
1116
Reset State of each Mcbsp Pin
1116
Resetting and Enabling the Receiver
1116
Set the Receiver Pins to Operate as Mcbsp Pins
1116
Enable/Disable the Clock Stop Mode
1117
Enable/Disable the Digital Loopback Mode
1117
Receive Signals Connected to Transmit Signals in Digital Loopback Mode
1117
Register Bit Used to Enable/Disable the Digital Loopback Mode
1117
Register Bits Used to Enable/Disable the Clock Stop Mode
1117
Choose One or Two Phases for the Receive Frame
1118
Effects of CLKSTP, CLKXP, and CLKRP on the Clock Scheme
1118
Enable/Disable the Receive Multichannel Selection Mode
1118
Register Bit Used to Choose One or Two Phases for the Receive Frame
1118
Register Bit Used to Enable/Disable the Receive Multichannel Selection Mode
1118
Register Bits Used to Set the Receive Frame Length
1119
Register Bits Used to Set the Receive Word Length(S)
1119
Set the Receive Frame Length
1119
Set the Receive Word Length(S)
1119
Enable/Disable the Receive Frame-Synchronization Ignore Function
1120
How to Calculate the Length of the Receive Frame
1120
Register Bit Used to Enable/Disable the Receive Frame-Synchronization Ignore Function
1120
Register Bits Used to Set the Receive Companding Mode
1121
Set the Receive Companding Mode
1121
Unexpected Frame-Synchronization Pulse with (R/X)FIG
1121
Unexpected Frame-Synchronization Pulse with (R/X)FIG = 1
1121
Companding Processes for Reception and for Transmission
1122
Register Bits Used to Set the Receive Data Delay
1122
Set the Receive Data Delay
1122
Range of Programmable Data Delay
1123
2-Bit Data Delay Used to Skip a Framing Bit
1124
Example: Use of RJUST Field with 12-Bit Data Value Abch
1124
Example: Use of RJUST Field with 20-Bit Data Value Abcdeh
1124
Register Bits Used to Set the Receive Sign-Extension and Justification Mode
1124
Set the Receive Sign-Extension and Justification Mode
1124
Register Bits Used to Set the Receive Frame Synchronization Mode
1125
Register Bits Used to Set the Receive Interrupt Mode
1125
Set the Receive Frame-Synchronization Mode
1125
Set the Receive Interrupt Mode
1125
Select Sources to Provide the Receive Frame-Synchronization Signal and the Effect on the FSR Pin
1126
Register Bit Used to Set Receive Frame-Synchronization Polarity
1127
Set the Receive Frame-Synchronization Polarity
1127
Data Clocked Externally Using a Rising Edge and Sampled by the Mcbsp Receiver on a Falling Edge
1128
Register Bits Used to Set the SRG Frame-Synchronization Period and Pulse Width
1128
Frame of Period 16 CLKG Periods and Active Width of 2 CLKG Periods
1129
Register Bits Used to Set the Receive Clock Mode
1129
Set the Receive Clock Mode
1129
Receive Clock Signal Source Selection
1130
Register Bit Used to Set Receive Clock Polarity
1130
Set the Receive Clock Polarity
1130
Data Clocked Externally Using a Rising Edge and Sampled by the Mcbsp Receiver on a Falling Edge
1131
Register Bit Used to Set the SRG Clock Synchronization Mode
1132
Register Bits Used to Set the Sample Rate Generator (SRG) Clock Divide-Down Value
1132
Register Bits Used to Set the SRG Clock Mode (Choose an Input Clock)
1132
Set the SRG Clock Divide-Down Value
1132
Set the SRG Clock Mode (Choose an Input Clock)
1132
Set the SRG Clock Synchronization Mode
1132
Programming the Mcbsp Registers for the Desired Transmitter Operation
1134
Register Bits Used to Set the SRG Input Clock Polarity
1134
Set the SRG Input Clock Polarity
1134
Transmitter Configuration
1134
Register Bits Used to Place Transmitter in Reset Field Descriptions
1135
Resetting and Enabling the Transmitter
1135
Enable/Disable the Clock Stop Mode
1136
Enable/Disable the Digital Loopback Mode
1136
Receive Signals Connected to Transmit Signals in Digital Loopback Mode
1136
Register Bit Used to Enable/Disable the Digital Loopback Mode
1136
Register Bits Used to Enable/Disable the Clock Stop Mode
1136
Set the Transmitter Pins to Operate as Mcbsp Pins
1136
Effects of CLKSTP, CLKXP, and CLKRP on the Clock Scheme
1137
Choose One or Two Phases for the Transmit Frame
1138
Enable/Disable Transmit Multichannel Selection
1138
Register Bit Used to Choose 1 or 2 Phases for the Transmit Frame
1138
Register Bits Used to Enable/Disable Transmit Multichannel Selection
1138
Register Bits Used to Set the Transmit Word Length(S)
1138
Set the Transmit Word Length(S)
1138
How to Calculate Frame Length
1140
Register Bits Used to Set the Transmit Frame Length
1140
Set the Transmit Frame Length
1140
Enable/Disable the Transmit Frame-Synchronization Ignore Function
1141
Register Bit Used to Enable/Disable the Transmit Frame-Synchronization Ignore Function
1141
Unexpected Frame-Synchronization Pulse with (R/X) FIG
1141
Companding Processes for Reception and for Transmission
1142
Register Bits Used to Set the Transmit Companding Mode
1142
Set the Transmit Companding Mode
1142
Unexpected Frame-Synchronization Pulse with (R/X) FIG = 1
1142
A-Law Transmit Data Companding Format
1143
Register Bits Used to Set the Transmit Data Delay
1143
Set the Transmit Data Delay
1143
Μ-Law Transmit Data Companding Format
1143
2-Bit Data Delay Used to Skip a Framing Bit
1144
Range of Programmable Data Delay
1144
Register Bit Used to Set the Transmit DXENA (DX Delay Enabler) Mode
1145
Register Bits Used to Set the Transmit Interrupt Mode
1145
Set the Transmit DXENA Mode
1145
Set the Transmit Interrupt Mode
1145
How FSXM and FSGM Select the Source of Transmit Frame-Synchronization Pulses
1146
Register Bits Used to Set the Transmit Frame-Synchronization Mode
1146
Set the Transmit Frame-Synchronization Mode
1146
Register Bit Used to Set Transmit Frame-Synchronization Polarity
1147
Set the Transmit Frame-Synchronization Polarity
1147
Data Clocked Externally Using a Rising Edge and Sampled by the Mcbsp Receiver on a Falling Edge
1148
Frame of Period 16 CLKG Periods and Active Width of 2 CLKG Periods
1148
Register Bits Used to Set SRG Frame-Synchronization Period and Pulse Width
1148
Set the SRG Frame-Synchronization Period and Pulse Width
1148
How the CLKXM Bit Selects the Transmit Clock and the Corresponding Status of the MCLKX Pin
1149
Register Bit Used to Set the Transmit Clock Mode
1149
Register Bit Used to Set Transmit Clock Polarity
1149
Set the Transmit Clock Mode
1149
Set the Transmit Clock Polarity
1149
Data Clocked Externally Using a Rising Edge and Sampled by the Mcbsp Receiver on a Falling Edge
1150
Emulation and Reset Considerations
1151
Mcbsp Emulation Mode
1151
Mcbsp Emulation Modes Selectable with FREE and SOFT Bits of SPCR2
1151
Reset State of each Mcbsp Pin
1151
Resetting and Initializing Mcbsp
1151
Data Packing Examples
1153
Data Packing Using Frame Length and Word Length
1153
Four 8-Bit Data Words Transferred To/From the Mcbsp
1154
One 32-Bit Data Word Transferred To/From the Mcbsp
1154
8-Bit Data Words Transferred at Maximum Packet Frequency
1155
Configuring the Data Stream of as a Continuous 32-Bit Word
1155
Data Packing Using Word Length and the Frame-Synchronization Ignore Function
1155
Mcbsp Registers
1155
Data Receive Registers (DRR[1,2])
1156
Mcbsp Register Summary
1156
Register Summary
1156
Data Receive Registers (DRR2 and DRR1)
1157
Data Transmit Registers (DXR2 and DXR1)
1157
Data Transmit Registers (DXR[1,2])
1157
Serial Port Control 1 Register (SPCR1)
1158
Serial Port Control 1 Register (SPCR1) Field Descriptions
1158
Serial Port Control Registers (SPCR[1,2])
1158
Serial Port Control 2 Register (SPCR2)
1161
Serial Port Control 2 Register (SPCR2) Field Descriptions
1161
Receive Control Register 1 (RCR1)
1163
Receive Control Register 1 (RCR1) Field Descriptions
1163
Receive Control Registers (RCR[1, 2])
1163
Frame Length Formula for Receive Control 1 Register (RCR1)
1164
Receive Control Register 2 (RCR2)
1164
Receive Control Register 2 (RCR2) Field Descriptions
1164
Frame Length Formula for Receive Control 2 Register (RCR2)
1165
Transmit Control Registers (XCR1 and XCR2)
1165
Frame Length Formula for Transmit Control 1 Register (XCR1)
1166
Transmit Control 1 Register (XCR1)
1166
Transmit Control 1 Register (XCR1) Field Descriptions
1166
Transmit Control 2 Register (XCR2)
1167
Transmit Control 2 Register (XCR2) Field Descriptions
1167
Frame Length Formula for Transmit Control 2 Register (XCR2)
1168
Sample Rate Generator Registers (SRGR1 and SRGR2)
1168
Sample Rate Generator 1 Register (SRGR1)
1169
Sample Rate Generator 1 Register (SRGR1) Field Descriptions
1169
Sample Rate Generator 2 Register (SRGR2)
1169
Multichannel Control Registers (MCR[1,2])
1170
Sample Rate Generator 2 Register (SRGR2) Field Descriptions
1170
Multichannel Control 1 Register (MCR1)
1171
Multichannel Control 1 Register (MCR1) Field Descriptions
1171
Multichannel Control 2 Register (MCR2)
1173
Multichannel Control 2 Register (MCR2) Field Descriptions
1173
Pin Control Register (PCR)
1175
Pin Control Register (PCR) Field Descriptions
1175
Pin Configuration
1177
Receive Channel Enable Registers (RCERA
1177
Receive Channel Enable Registers (RCERA, RCERB, RCERC, RCERD, RCERE, RCERF, RCERG, RCERH)
1177
Use of the Receive Channel Enable Registers
1178
Transmit Channel Enable Registers (XCERA
1179
Transmit Channel Enable Registers (XCERA, XCERB, XCERC, XCERD, XCERE, XCERF, XCERG, XCERH)
1179
Use of the Transmit Channel Enable Registers
1180
Interrupt Generation
1181
Receive Interrupt Generation
1181
Receive Interrupt Sources and Signals
1181
Error Flags
1182
Transmit Interrupt Generation
1182
Transmit Interrupt Sources and Signals
1182
Mcbsp Interrupt Enable Register (MFFINT)
1183
Mcbsp Interrupt Enable Register (MFFINT) Field Descriptions
1183
Mcbsp Mode Selection
1183
M3 Micro Direct Memory Access ( Μdma)
1185
Block Diagram
1186
Overview
1186
Functional Description
1187
Μdma Block Diagram
1187
Channel Assignments
1188
Μdma Channel Assignment Mapping
1188
Arbitration Size
1189
Priority
1189
Request Types
1189
Channel Configuration
1190
Request Type Support
1190
Channel Control Structure
1191
Control Structure Memory Map
1191
Transfer Modes
1191
Example of Ping-Pong Μdma Transaction
1193
Memory Scatter-Gather, Setup and Configuration
1195
Memory Scatter-Gather, Μdma Copy Sequence
1196
Peripheral Scatter-Gather, Setup and Configuration
1198
Peripheral Scatter-Gather, Μdma Copy Sequence
1199
Peripheral Interface
1200
Software Request
1200
Transfer Size and Increment
1200
Μdma Read Example: 8-Bit Peripheral
1200
Configuring a Memory-To-Memory Transfer
1201
Initialization and Configuration
1201
Interrupts and Errors
1201
Module Initialization
1201
Μdma Interrupt Assignments
1201
Channel Control Structure Offsets for Channel 30
1202
Channel Control Word Configuration for Memory Transfer Example
1202
Channel Control Structure Offsets for Channel 7
1203
Channel Control Word Configuration for Peripheral Transmit Example
1203
Configuring a Peripheral for Simple Transmit
1203
Configuring a Peripheral for Ping-Pong Receive
1204
Primary and Alternate Channel Control Structure Offsets for Channel 8
1204
Channel Control Word Configuration for Peripheral Ping-Pong Receive Example
1205
Register Map
1206
DMA Channel Destination Address End Pointer (DMADSTENDP) Register
1208
DMA Channel Destination Address End Pointer (DMADSTENDP), Offset 0X004
1208
DMA Channel Source Address End Pointer (DMASRCENDP) Register
1208
DMA Channel Source Address End Pointer (DMASRCENDP) Register Field Descriptions
1208
DMA Channel Source Address End Pointer (DMASRCENDP), Offset 0X000
1208
Μdma Channel Control Structure
1208
DMA Channel Control Word (DMACHCTL) Register
1209
DMA Channel Control Word (DMACHCTL) Register Field Descriptions
1209
DMA Channel Control Word (DMACHCTL), Offset 0X008
1209
DMA Channel Destination Address End Pointer (DMADSTENDP) Register Field Descriptions
1209
DMA Status (DMASTAT) Register
1212
DMA Status (DMASTAT) Register Field Descriptions
1212
DMA Status (DMASTAT), Offset 0X000
1212
Μdma Register Descriptions
1212
DMA Channel Control Base Pointer (DMACTLBASE) Register
1213
DMA Channel Control Base Pointer (DMACTLBASE), Offset 0X008
1213
DMA Configuration (DMACFG) Register
1213
DMA Configuration (DMACFG) Register Field Descriptions
1213
DMA Configuration (DMACFG), Offset 0X004
1213
DMA Alternate Channel Control Base Pointer (DMAALTBASE) Register
1214
DMA Alternate Channel Control Base Pointer (DMAALTBASE) Register Field Descriptions
1214
DMA Alternate Channel Control Base Pointer (DMAALTBASE), Offset 0X00C
1214
DMA Channel Control Base Pointer (DMACTLBASE) Register Field Descriptions
1214
DMA Channel Software Request (DMASWREQ), Offset 0X014
1214
DMA Channel Wait-On-Request Status (DMAWAITSTAT) Register
1214
DMA Channel Wait-On-Request Status (DMAWAITSTAT) Register Field Descriptions
1214
DMA Channel Wait-On-Request Status (DMAWAITSTAT), Offset 0X010
1214
DMA Channel Software Request (DMASWREQ) Register
1215
DMA Channel Software Request (DMASWREQ) Register Field Descriptions
1215
DMA Channel Useburst Clear (DMAUSEBURSTCLR) Register
1215
DMA Channel Useburst Clear (DMAUSEBURSTCLR), Offset 0X01C
1215
DMA Channel Useburst Set (DMAUSEBURSTSET) Register
1215
DMA Channel Useburst Set (DMAUSEBURSTSET) Register Field Descriptions
1215
DMA Channel Useburst Set (DMAUSEBURSTSET), Offset 0X018
1215
DMA Channel Enable Set (DMAENASET), Offset 0X028
1216
DMA Channel Request Mask Clear (DMAREQMASKCLR) Register
1216
DMA Channel Request Mask Clear (DMAREQMASKCLR) Register Field Descriptions
1216
DMA Channel Request Mask Clear (DMAREQMASKCLR), Offset 0X024
1216
DMA Channel Request Mask Set (DMAREQMASKSET) Register
1216
DMA Channel Request Mask Set (DMAREQMASKSET) Register Field Descriptions
1216
DMA Channel Request Mask Set (DMAREQMASKSET), Offset 0X020
1216
DMA Channel Useburst Clear (DMAUSEBURSTCLR) Register Field Descriptions
1216
DMA Channel Enable Clear (DMAENACLR) Register
1217
DMA Channel Enable Clear (DMAENACLR) Register Field Descriptions
1217
DMA Channel Enable Clear (DMAENACLR), Offset 0X02C
1217
DMA Channel Enable Set (DMAENASET) Register
1217
DMA Channel Enable Set (DMAENASET) Register Field Descriptions
1217
DMA Channel Primary Alternate Set (DMAALTSET) Register
1217
DMA Channel Primary Alternate Set (DMAALTSET) Register Field Descriptions
1217
DMA Channel Primary Alternate Set (DMAALTSET), Offset 0X030
1217
DMA Channel Primary Alternate Clear (DMAALTCLR) Register
1218
DMA Channel Primary Alternate Clear (DMAALTCLR) Register Field Descriptions
1218
DMA Channel Primary Alternate Clear (DMAALTCLR), Offset 0X034
1218
DMA Channel Priority Clear (DMAPRIOCLR) Register
1218
DMA Channel Priority Clear (DMAPRIOCLR), Offset 0X03C
1218
DMA Channel Priority Set (DMAPRIOSET) Register
1218
DMA Channel Priority Set (DMAPRIOSET) Register Field Descriptions
1218
DMA Channel Priority Set (DMAPRIOSET), Offset 0X038
1218
DMA Bus Error Clear (DMAERRCLR) Register
1219
DMA Bus Error Clear (DMAERRCLR) Register Field Descriptions
1219
DMA Bus Error Clear (DMAERRCLR), Offset 0X04C
1219
DMA Channel Assignment (DMACHALT) Register
1219
DMA Channel Assignment (DMACHALT) Register Field Descriptions
1219
DMA Channel Assignment (DMACHALT), Offset 0X500
1219
DMA Channel Map Assignment (DMACHMAP0) Register, Offset 0X510
1219
DMA Channel Priority Clear (DMAPRIOCLR) Register Field Descriptions
1219
DMA Channel Map Assignment (DMACHMAP0) Register
1220
DMA Channel Map Assignment (DMACHMAP0) Register Field Descriptions
1220
DMA Channel Map Assignment (DMACHMAP1) Register, Offset 0X514
1220
DMA Channel Map Assignment (DMACHMAP1) Register
1221
DMA Channel Map Assignment (DMACHMAP1) Register Field Descriptions
1221
DMA Channel Map Assignment (DMACHMAP2) Register, Offset 0X518
1221
DMA Channel Map Assignment (DMACHMAP2) Register
1222
DMA Channel Map Assignment (DMACHMAP2) Register Field Descriptions
1222
DMA Channel Map Assignment (DMACHMAP3) Register, Offset 0X51C
1222
DMA Channel Map Assignment (DMACHMAP3) Register
1223
DMA Channel Map Assignment (DMACHMAP3) Register Field Descriptions
1223
DMA Peripheral Identification 0 (Dmaperiphid0), Offset 0Xfe0
1223
DMA Peripheral Identification 0 (Dmaperiphid0) Register
1224
DMA Peripheral Identification 1 (Dmaperiphid1) Register
1224
DMA Peripheral Identification 1 (Dmaperiphid1) Register Field Descriptions
1224
DMA Peripheral Identification 1 (Dmaperiphid1), Offset 0Xfe4
1224
DMA Peripheral Identification 2 (Dmaperiphid2) Register
1224
DMA Peripheral Identification 2 (Dmaperiphid2) Register Field Descriptions
1224
DMA Peripheral Identification 2 (Dmaperiphid2), Offset 0Xfe8
1224
DMA Peripheral Identification 3 (Dmaperiphid3) Register
1224
DMA Peripheral Identification 3 (Dmaperiphid3), Offset 0Xfec
1224
DMA Peripheral Identification 3 (Dmaperiphid3) Register Field Descriptions
1225
DMA Peripheral Identification 4 (Dmaperiphid4) Register
1225
DMA Peripheral Identification 4 (Dmaperiphid4) Register Field Descriptions
1225
DMA Peripheral Identification 4 (Dmaperiphid4), Offset 0Xfd0
1225
DMA Primecell Identification 0 (Dmapcellid0) Register
1225
DMA Primecell Identification 0 (Dmapcellid0) Register Field Descriptions
1225
DMA Primecell Identification 0 (Dmapcellid0), Offset 0Xff0
1225
DMA Primecell Identification 1 (Dmapcellid1) Register
1225
DMA Primecell Identification 1 (Dmapcellid1), Offset 0Xff4
1225
DMA Primecell Identification 1 (Dmapcellid1) Register Field Descriptions
1226
DMA Primecell Identification 2 (Dmapcellid2) Register
1226
DMA Primecell Identification 2 (Dmapcellid2) Register Field Descriptions
1226
DMA Primecell Identification 2 (Dmapcellid2), Offset 0Xff8
1226
DMA Primecell Identification 3 (Dmapcellid3) Register
1226
DMA Primecell Identification 3 (Dmapcellid3) Register Field Descriptions
1226
DMA Primecell Identification 3 (Dmapcellid3), Offset 0Xffc
1226
External Peripheral Interface (EPI)
1227
Introduction
1228
EPI Block Diagram
1229
Functional Description
1229
Non-Blocking Reads
1230
DMA Operation
1231
Initialization and Configuration
1231
SDRAM Mode
1232
EPI SDRAM Signal Connections
1233
External Signal Connections
1233
Refresh Configuration
1233
Bus Interface Speed
1234
Non-Blocking Read Cycle
1234
Normal Read Cycle
1234
SDRAM Non-Blocking Read Cycle
1234
SDRAM Normal Read Cycle
1235
Write Cycle
1235
Control Pins
1236
Host Bus Mode
1236
SDRAM Write Cycle
1236
CSCFGEXT + CSCFG Encodings
1237
Dual- and Quad- Chip Select Address Mappings
1238
Capabilities of Host Bus 8 and Host Bus 16 Modes
1239
Chip Select Configuration Register Assignment
1239
EPI Host-Bus 8 Signal Connections
1241
EPI Host-Bus 16 Signal Connections
1243
Irdy Access Stalls
1246
Irdy Signal Connection
1246
Example Schematic for Muxed Host-Bus 16 Mode
1247
Speed of Transactions
1247
Data Phase Wait State Programming
1248
Sub-Modes of Host Bus 8/16
1248
Host Bus Operation
1249
Host-Bus Read Cycle, MODE = 0X1, WRHIGH = 0, RDHIGH = 0, ALEHIGH = 1
1249
Alehigh
1250
Host-Bus Write Cycle, MODE = 0X1, WRHIGH = 0, RDHIGH = 0, ALEHIGH = 1
1250
Continuous Read Mode Accesses
1251
Host-Bus Write Cycle with Multiplexed Address and Data and ALE with Dual or Quad CS
1251
Write Followed by Read to External FIFO
1251
General-Purpose Mode
1252
Two-Entry FIFO
1252
EPI General-Purpose Signal Connections
1255
General Purpose Bus Operation
1255
Read Accesses, FRM50 = 0, FRMCNT = 0, RD2CYC = 1
1256
Single-Cycle Write Access, FRM50 = 0, FRMCNT = 0, WR2CYC
1256
Two-Cycle Read, Write Accesses, FRM50 = 0, FRMCNT = 0, RD2CYC = 1, WR2CYC = 1
1256
FRAME Signal Operation, FRM50 = 0 and FRMCNT
1257
FRAME Signal Operation, FRM50 = 0 and FRMCNT = 1
1257
FRAME Signal Operation, FRM50 = 0 and FRMCNT = 2
1257
FRAME Signal Operation, FRM50 = 1 and FRMCNT
1258
FRAME Signal Operation, FRM50 = 1 and FRMCNT = 1
1258
FRAME Signal Operation, FRM50 = 1 and FRMCNT = 2
1258
EPI Clock Operation, CLKGATE = 1, WR2CYC
1259
Irdy Signal Operation, FRM50 = 0, FRMCNT = 0, and RD2CYC = 1
1259
C28X Access to EPI
1260
C28X Master and Control Subsystem Access to EPI
1260
EPI Clock Operation, CLKGATE = 1, WR2CYC = 1
1260
Control Subsystem Address Mapping
1261
Memory Protection
1261
Real-Time Window (RTW)
1261
External Peripheral Interface (EPI) Register Map M3 Base Address: 0X400D_0000, C28X Base Address: 0X7C00
1262
Register Map
1262
Base Address 0X400F_ B930
1264
C28X Base Address: 0X4430
1264
EPI Configuration Register (EPICFG) Field Descriptions
1265
EPI Configuration Register (EPICFG) [Offset 0X000]
1265
EPI Configuration Register (EPICFG), Offset 0X000
1265
Register Descriptions
1265
EPI Main Baud Rate (EPIBAUD) Register Field Descriptions
1266
EPI Main Baud Rate (EPIBAUD) Register [Offset 0X004]
1266
EPI Main Baud Rate (EPIBAUD) Register, Offset 0X004
1266
EPI Main Baud Rate (EPIBAUD2) Register Field Descriptions
1267
EPI Main Baud Rate (EPIBAUD2) Register [Offset 0X008]
1267
EPI Main Baud Rate (EPIBAUD2) Register, Offset 0X008
1267
EPI SDRAM Configuration (EPISDRAMCFG) Register Field Descriptions
1268
EPI SDRAM Configuration (EPISDRAMCFG) Register [Offset 0X010]
1268
EPI SDRAM Configuration (EPISDRAMCFG) Register, Offset 0X010
1268
EPI Host-Bus 8 Configuration (EPIHB8CFG) Register Field Descriptions
1269
EPI Host-Bus 8 Configuration (EPIHB8CFG) Register [Offset 0X010]
1269
EPI Host-Bus 8 Configuration (EPIHB8CFG) Register, Offset 0X010
1269
EPI Host-Bus 16 Configuration (EPIHB16CFG) Register Field Descriptions
1272
EPI Host-Bus 16 Configuration (EPIHB16CFG) Register [Offset 0X010]
1272
EPI Host-Bus 16 Configuration (EPIHB16CFG) Register. Offset 0X010
1272
EPI General-Purpose Configuration (EPIGPCFG) Register Field Descriptions
1275
EPI General-Purpose Configuration (EPIGPCFG) Register [Offset 0X010]
1275
EPI General-Purpose Configuration (EPIGPCFG) Register, Offset 0X010
1275
EPI Host-Bus 8 Configuration 2 (EPIHB8CFG2) Register Field Descriptions
1278
EPI Host-Bus 8 Configuration 2 (EPIHB8CFG2) Register [Offset 0X014]
1278
EPI Host-Bus 8 Configuration 2 (EPIHB8CFG2) Register, Offset 0X014
1278
EPI Host-Bus 16 Configuration 2 (EPIHB16CFG2) Register Field Descriptions
1281
EPI Host-Bus 16 Configuration 2 (EPIHB16CFG2) Register [Offset 0X014]
1281
EPI Host-Bus 16 Configuration 2 (EPIHB16CFG2) Register, Offset 0X014
1281
EPI General-Purpose Configuration 2 (EPIGPCFG2) Register Field Descriptions
1284
EPI General-Purpose Configuration 2 (EPIGPCFG2) Register, Offset 0X014
1284
EPI General-Purpose Configuration 2 (Epigpcfg2)Register [Offset 0X014]
1284
EPI Address Map (EPIADDRMAP) Register Field Descriptions
1285
EPI Address Map (EPIADDRMAP) Register [Offset 0X01C]
1285
EPI Address Map (EPIADDRMAP) Register, Offset 0X01C
1285
EPI Read Size 0 (EPIRSIZE0) Register and EPI Read Size 1 (EPIRSIZE1) Register, Offset 0X020 and 0X030
1286
EPI Read Size 0 (EPIRSIZE0) Register and EPI Read Size 1 (EPIRSIZE1) Register Field Descriptions
1287
EPI Read Size 0 (EPIRSIZE0) Register [Offset 0X020] and EPI Read Size 1 (EPIRSIZE1) Register [Offset 0X030]
1287
EPI Non-Blocking Read Data 0 (EPIRPSTD0) Register and EPI Non-Blocking Read Data 1 (EPIRPSTD1) Register, Offset 0X028 and 0X038
1288
EPI Read Address 0 (EPIRADDR0) Register and EPI Read Address 1 (EPIRADDR1) Register Field Descriptions
1288
EPI Read Address 0 (EPIRADDR0) Register [Offset 0X024] and EPI Read Address 1 (EPIRADDR1) Register [Offset 0X034]
1288
Register, Offset 0X024 and 0X034
1288
EPI Non-Blocking Read Data 0 (EPIRPSTD0) Register and EPI Non-Blocking Read Data 1 (EPIRPSTD1) Register Field Descriptions
1289
EPI Non-Blocking Read Data 0 (EPIRPSTD0) Register [Offset 0X028] and EPI Non-Blocking Read Data
1289
EPIRPSTD1) Register [Offset 0X038]
1289
EPI Status (EPISTAT) Register Field Descriptions
1290
EPI Status (EPISTAT) Register [Offset 0X060]
1290
EPI Status (EPISTAT) Register, Offset 0X060
1290
EPI Read FIFO Count (EPIRFIFOCNT) Register Field Descriptions
1291
EPI Read FIFO Count (EPIRFIFOCNT) Register [Offset 0X06C]
1291
EPI Read FIFO Count (EPIRFIFOCNT) Register, Offset 0X06C
1291
EPI FIFO Level Selects (EPIFIFOLVL) Register [Offset 0X200]
1292
EPI FIFO Level Selects (EPIFIFOLVL) Register, 0X200
1292
EPI Read FIFO (EPIREADFIFO) Register and EPI Read FIFO Alias 1-7 (EPIREADFIFO1-7) Registers Field Descriptions
1292
EPI Read FIFO (EPIREADFIFO) Register [Offset 0X070] and EPI Read FIFO Alias
1292
Registers [Offset 0X074 - 0X08C]
1292
Registers, Offset 0X070 and 0X08C
1292
EPI FIFO Level Selects (EPIFIFOLVL) Register Field Descriptions
1293
EPI Write FIFO Count (EPIWFIFOCNT) Register Field Descriptions
1294
EPI Write FIFO Count (EPIWFIFOCNT) Register [Offset 0X204]
1294
EPI Write FIFO Count (EPIWFIFOCNT) Register, Offset 0X204
1294
EPI DMA Transmit Count (EPIDMATXCNT) Register Field Descriptions
1295
EPI DMA Transmit Count (EPIDMATXCNT) Register [Offset 0X208]
1295
EPI DMA Transmit Count (EPIDMATXCNT) Register, Offset 0X208
1295
EPI Interrupt Mask (EPIIM) Register Field Descriptions
1295
EPI Interrupt Mask (EPIIM) Register [Offset 0X210]
1295
EPI Interrupt Mask (EPIIM) Register, 0X210
1295
EPI Raw Interrupt Status (EPIRIS) Register Field Descriptions
1296
EPI Raw Interrupt Status (EPIRIS) Register [Offset 0X214]
1296
EPI Raw Interrupt Status (EPIRIS) Register, Offset 0X214
1296
EPI Masked Interrupt Status (EPIMIS) Register Field Descriptions
1297
EPI Masked Interrupt Status (EPIMIS) Register [Offset 0X218]
1297
EPI Masked Interrupt Status (EPIMIS) Register, Offset 0X218
1297
EPI Error Interrupt Status and Clear (EPIEISC) Register Field Descriptions
1299
EPI Error Interrupt Status and Clear (EPIEISC) Register [Offset 0X21C]
1299
EPI Error Interrupt Status and Clear (EPIEISC) Register, Offset 0X21C
1299
EPI Host-Bus 8 Configuration 3 (EPIHB8CFG3), Offset 0X308
1300
EPI Host-Bus 8 Configuration 3 Register (EPIHB8CFG3) Field Descriptions
1300
EPI Host-Bus 8 Configuration 3 Register (EPIHB8CFG3) [Offset 0X308]
1300
EPI Host-Bus 16 Configuration 3 (EPIHB16CFG3), Offset 0X308
1301
EPI Host-Bus 16 Configuration 3 Register (EPIHB16CFG3) Field Descriptions
1301
EPI Host-Bus 16 Configuration 3 Register (EPIHB16CFG3) [Offset 0X308]
1301
EPI Host-Bus 8 Configuration 4 (EPIHB8CFG4), Offset 0X30C
1302
EPI Host-Bus 8 Configuration 4 Register (EPIHB8CFG4) [Offset 0X30C]
1302
EPI Host-Bus 8 Configuration 4 Register (EPIHB8CFG4) Field Descriptions
1303
EPI Host-Bus 16 Configuration 4 (EPIHB16CFG4), Offset 0X30C
1304
EPI Host-Bus 16 Configuration 4 Register (EPIHB16CFG4) Field Descriptions
1304
EPI Host-Bus 16 Configuration 4 Register (EPIHB16CFG4) [Offset 0X30C]
1304
EPI Host-Bus 8 Timing Extension (EPIHB8TIME), Offset 0X310
1305
EPI Host-Bus 8 Timing Extension Register (EPIHB8TIME) Field Descriptions
1305
EPI Host-Bus 8 Timing Extension Register (EPIHB8TIME) [Offset 0X310]
1305
EPI Host-Bus 16 Timing Extension (EPIHB16TIME), Offset 0X310
1306
EPI Host-Bus 16 Timing Extension Register (EPIHB16TIME) Field Descriptions
1306
EPI Host-Bus 16 Timing Extension Register (EPIHB16TIME) [Offset 0X310]
1306
EPI Host-Bus 8 Timing Extension (EPIHB8TIME2) Register [Offset 0X314]
1307
EPI Host-Bus 8 Timing Extension (EPIHB8TIME2), Offset 0X314
1307
EPI Host-Bus 8 Timing Extension Register (EPIHB8TIME2) Field Descriptions
1307
EPI Host-Bus 16 Timing Extension (EPIHB16TIME2), Offset 0X314
1308
EPI Host-Bus 16 Timing Extension Register (EPIHB16TIME2) Field Descriptions
1308
EPI Host-Bus 16 Timing Extension Register (EPIHB16TIME2) [Offset 0X314]
1308
EPI Host-Bus 8 Timing Extension (EPIHB8TIME3) Register [Offset 0X318]
1309
EPI Host-Bus 8 Timing Extension (EPIHB8TIME3), Offset 0X318
1309
EPI Host-Bus 8 Timing Extension Register (EPIHB8TIME3) Field Descriptions
1309
EPI Host-Bus 16 Timing Extension (EPIHB16TIME3) Register, Offset 0X318
1310
EPI Host-Bus 16 Timing Extension Register (EPIHB16TIME3) Field Descriptions
1310
EPI Host-Bus 16 Timing Extension Register (EPIHB16TIME3) [Offset 0X318]
1310
EPI Host-Bus 8 Timing Extension (EPIHB8TIME4) Register [Offset 0X31C]
1311
EPI Host-Bus 8 Timing Extension (EPIHB8TIME4) Register, Offset 0X31C
1311
EPI Host-Bus 8 Timing Extension Register (EPIHB8TIME3) Field Descriptions
1311
EPI Host-Bus 16 Timing Extension (EPIHB16TIME4) Register, 0X31C
1312
EPI Host-Bus 16 Timing Extension Register (EPIHB16TIME4) Field Descriptions
1312
EPI Host-Bus 16 Timing Extension Register (EPIHB16TIME4) [Offset 0X31C]
1312
CEPIRTWCFG Register
1313
CEPIRTWCFG Register Field Descriptions
1313
CEPIRTWCNT Register
1313
CEPIRTWCNT Register Field Descriptions
1313
CEPIRTWPRD Register
1314
CEPIRTWPRD Register Field Descriptions
1314
CEPISTATUS Register
1314
CEPISTATUS Register Field Descriptions
1314
MEMPROT Register
1314
MEMPROT Register Field Descriptions
1315
M3 Universal Serial Bus (USB) Controller
1316
Block Diagram
1317
Functional Description
1317
Introduction
1317
USB Block Diagram
1317
Operation as a Device
1318
Operation as a Host
1322
OTG Mode
1325
Actual Bytes Read
1327
DMA Operation
1327
Packet Sizes that Clear RXRDY
1327
Remainder (MAXLOAD/4)
1327
Endpoint Configuration
1328
Initialization and Configuration
1328
Pin Configuration
1328
Register Map
1329
Universal Serial Bus (USB) Controller Register Map
1329
Function Address Register (USBFADDR)
1337
Function Address Register (USBFADDR) Field Descriptions
1337
Register Descriptions
1337
USB Device Functional Address Register (USBFADDR), Offset 0X000
1337
Power Management Register (USBPOWER) in OTG A/Host Mode
1338
Power Management Register (USBPOWER) in OTG A/Host Mode Field Descriptions
1338
Power Management Register (USBPOWER) in OTG B/Device Mode
1338
Power Management Register (USBPOWER) in OTG B/Device Mode Field Descriptions
1338
USB Power Management Register (USBPOWER), Offset 0X001
1338
USB Transmit Interrupt Status Register (USBTXIS)
1340
USB Transmit Interrupt Status Register (USBTXIS) Field Descriptions
1340
USB Transmit Interrupt Status Register (USBTXIS), Offset 0X002
1340
USB Receive Interrupt Status Register (USBRXIS)
1342
USB Receive Interrupt Status Register (USBRXIS) Field Descriptions
1342
USB Receive Interrupt Status Register (USBRXIS), Offset 0X004
1342
USB Transmit Interrupt Enable Register (USBTXIE), Offset 0X006
1344
USB Transmit Interrupt Status Enable Register (USBTXIE)
1344
USB Transmit Interrupt Status Register (USBTXIE) Field Descriptions
1344
USB Receive Interrupt Enable Register (USBRXIE)
1346
USB Receive Interrupt Enable Register (USBRXIE), Offset 0X008
1346
USB Receive Interrupt Register (USBRXIE) Field Descriptions
1346
USB General Interrupt Status Register (USBIS) in OTG A/Host Mode
1348
USB General Interrupt Status Register (USBIS) in OTG A/Host Mode Field Descriptions
1348
USB General Interrupt Status Register (USBIS), Offset 0X00A
1348
USB General Interrupt Status Register (USBIS) in OTG B/Device Mode
1349
USB General Interrupt Status Register (USBIS) in OTG B/Device Mode Field Descriptions
1349
USB Interrupt Enable Register (USBIE) in OTG A/Host Mode
1350
USB Interrupt Enable Register (USBIE) in OTG A/Host Mode Field Descriptions
1350
USB Interrupt Enable Register (USBIE), Offset 0X00B
1350
USB Interrupt Enable Register (USBIE) in OTG B/Device Mode
1351
USB Interrupt Enable Register (USBIE) in OTG B/Device Mode Field Descriptions
1351
Frame Number Register (FRAME)
1352
Frame Number Register (FRAME) Field Descriptions
1352
USB Endpoint Index Register (USBEPIDX)
1352
USB Endpoint Index Register (USBEPIDX) Field Descriptions
1352
USB Endpoint Index Register (USBEPIDX), Offset 0X00E
1352
USB Frame Value Register (USBFRAME), Offset 0X00C
1352
USB Test Mode Register (USBTEST) in OTG A/Host Mode
1353
USB Test Mode Register (USBTEST) in OTG A/Host Mode Field Descriptions
1353
USB Test Mode Register (USBTEST) in OTG B/Device Mode
1353
USB Test Mode Register (USBTEST) in OTG B/Device Mode Field Descriptions
1353
USB Test Mode Register (USBTEST), Offset 0X00F
1353
USB FIFO Endpoint N Register (USBFIFO[0]-USBFIFO[15])
1355
USB FIFO Endpoint N Register (Usbfifo[N])
1355
USB FIFO Endpoint N Register (Usbfifo[N]) Field Descriptions
1355
USB Device Control Register (USBDEVCTL)
1356
USB Device Control Register (USBDEVCTL) Field Descriptions
1356
USB Device Control Register (USBDEVCTL), Offset 0X060
1356
USB Transmit Dynamic FIFO Sizing Register (USBTXFIFOSZ)
1358
USB Transmit Dynamic FIFO Sizing Register (USBTXFIFOSZ) Field Descriptions
1358
USB Transmit Dynamic FIFO Sizing Register (USBTXFIFOSZ), Offset 0X062
1358
USB Receive Dynamic FIFO Sizing Register (USBRXFIFOSZ)
1359
USB Receive Dynamic FIFO Sizing Register (USBRXFIFOSZ) Field Descriptions
1359
USB Receive Dynamic FIFO Sizing Register (USBRXFIFOSZ), Offset 0X063
1359
USB Transmit FIFO Start Address Register (USBTXFIFOADD), Offset 0X064
1360
USB Transmit FIFO Start Address Register (USBTXFIFOADDR) Field Descriptions
1360
USB Transmit FIFO Start Address Register (USBTXFIFOADDR])
1360
USB Receive FIFO Start Address Register (USBRXFIFOADD), Offset 0X066
1361
USB Receive FIFO Start Address Register (USBRXFIFOADDR)
1361
USB Receive FIFO Start Address Register (USBRXFIFOADDR) Field Descriptions
1361
USB Connect Timing Register (USBCONTIM)
1362
USB Connect Timing Register (USBCONTIM) Field Descriptions
1362
USB Connect Timing Register (USBCONTIM), Offset 0X07A
1362
USB OTG VBUS Pulse Timing Register (USBVPLEN)
1362
USB OTG VBUS Pulse Timing Register (USBVPLEN) Field Descriptions
1362
USB OTG VBUS Pulse Timing Register (USBVPLEN), Offset 0X07B
1362
USB Full-Speed Last Transaction to End of Frame Timing Register (USBFSEOF)
1363
USB Full-Speed Last Transaction to End of Frame Timing Register (USBFSEOF) Field Descriptions
1363
USB Full-Speed Last Transaction to End of Frame Timing Register (USBFSEOF), Offset 0X07D
1363
USB Low-Speed Last Transaction to End of Frame Timing Register (USBLSEOF)
1363
USB Low-Speed Last Transaction to End of Frame Timing Register (USBLSEOF) Field Descriptions
1363
USB Low-Speed Last Transaction to End of Frame Timing Register (USBLSEOF), Offset 0X07E
1363
USB Transmit Functional Address Endpoint N Registers (USBTXFUNCADDR[0]- USBTXFUNCADDR[15])
1364
USB Transmit Functional Address Endpoint N Registers (Usbtxfuncaddr[N])
1364
USB Transmit Functional Address Endpoint N Registers (Usbtxfuncaddr[N]) Field Descriptions
1364
USB Transmit Hub Address Endpoint N Registers (USBTXHUBADDR[0]- USBTXHUBADDR[15])
1365
USB Transmit Hub Address Endpoint N Registers (Usbtxhubaddr[N])
1365
USB Transmit Hub Address Endpoint N Registers(Usbtxhubaddr[N]) Field Descriptions
1365
USB Transmit Hub Port Endpoint N Registers (USBTXHUBPORT[0]-USBTXHUBPORT[15])
1366
USB Transmit Hub Port Endpoint N Registers (Usbtxhubport[N])
1366
USB Transmit Hub Port Endpoint N Registers(Usbtxhubport[N]) Field Descriptions
1366
USB Receive Functional Address Endpoint N Registers (Usbfifo[N])
1367
USB Receive Functional Address Endpoint N Registers (USBRXFUNCADDR[1]- USBRXFUNCADDR[15])
1367
USB Recieve Functional Address Endpoint N Registers(Usbfifo[N]) Field Descriptions
1367
USB Receive Hub Address Endpoint N Registers (USBRXHUBADDR[1]- USBRXHUBADDR[15])
1368
USB Receive Hub Address Endpoint N Registers (Usbrxhubaddr[N])
1368
USB Receive Hub Address Endpoint N Registers(Usbrxhubaddr[N]) Field Descriptions
1368
USB Receive Hub Port Endpoint N Registers (USBRXHUBPORT[1]-USBRXHUBPORT[15])
1369
USB Transmit Hub Port Endpoint N Registers (Usbrxhubport[N])
1369
USB Transmit Hub Port Endpoint N Registers(Usbrxhubport[N]) Field Descriptions
1369
USB Maximum Transmit Data Endpoint N Registers (USBTXMAXP[1]-USBTXMAXP[15])
1370
USB Maximum Transmit Data Endpoint N Registers (Usbtxmaxp[N])
1370
USB Maximum Transmit Data Endpoint N Registers(Usbtxmaxp[N]) Field Descriptions
1370
USB Control and Status Endpoint 0 Low Register (USBCSRL0) in OTG A/Host Mode
1371
USB Control and Status Endpoint 0 Low Register (USBCSRL0), Offset 0X102
1371
USB Control and Status Endpoint 0 Low Register(USBCSRL0) in OTG A/Host Mode Field Descriptions
1371
USB Control and Status Endpoint 0 Low Register (USBCSRL0) in OTG B/Device Mode
1372
USB Control and Status Endpoint 0 Low Register (USBCSRL0) in OTG B/Device Mode Field Descriptions
1372
USB Control and Status Endpoint 0 High Register (USBCSRH0) in OTG A/Host Mode
1373
USB Control and Status Endpoint 0 High Register (USBCSRH0) in OTG A/Host Mode Field Descriptions
1373
USB Control and Status Endpoint 0 High Register (USBCSRH0) in OTG B/Device Mode
1373
USB Control and Status Endpoint 0 High Register (USBCSRH0) in OTG B/Device Mode Field Descriptions
1373
USB Control and Status Endpoint 0 High Register (USBCSRH0), Offset 0X103
1373
USB Receive Byte Count Endpoint 0 Register (USBCOUNT0)
1374
USB Receive Byte Count Endpoint 0 Register (USBCOUNT0) Field Descriptions
1374
USB Receive Byte Count Endpoint 0 Register (USBCOUNT0), Offset 0X108
1374
USB Type Endpoint 0 Register (USBTYPE0)
1374
USB Type Endpoint 0 Register (USBTYPE0) Field Descriptions
1374
USB Type Endpoint 0 Register (USBTYPE0), Offset 0X10A
1374
USB NAK Limit Register (USBNAKLMT)
1375
USB NAK Limit Register (USBNAKLMT) Field Descriptions
1375
USB NAK Limit Register (USBNAKLMT), Offset 0X10B
1375
USB Transmit Control and Status Endpoint N Low Register (USBTXCSRL[1]- USBTXCSRL[15])
1376
USB Transmit Control and Status Endpoint N Low Register (Usbtxcsrl[N]) in OTG A/Host Mode
1376
USB Transmit Control and Status Endpoint N Low Register (Usbtxcsrl[N]) in OTG A/Host Mode Field Descriptions
1376
USB Transmit Control and Status Endpoint N Low Register (Usbtxcsrl[N]) in OTG B/Device Mode
1377
USB Transmit Control and Status Endpoint N Low Register (Usbtxcsrl[N]) in OTG B/Device Mode Field Descriptions
1377
USB Transmit Control and Status Endpoint N High Register (USBTXCSRH[1]- USBTXCSRH[15])
1379
USB Transmit Control and Status Endpoint N High Register (Usbtxcsrh[N]) in OTG A/Host Mode
1379
USB Transmit Control and Status Endpoint N High Register (Usbtxcsrh[N]) in OTG A/Host Mode Field Descriptions
1379
USB Transmit Control and Status Endpoint N High Register (Usbtxcsrh[N]) in OTG B/Device Mode
1380
USB Transmit Control and Status Endpoint N High Register (Usbtxcsrh[N]) in OTG B/Device Mode Field Descriptions
1380
USB Maximum Receive Data Endpoint N Registers (USBRXMAXP[1]-USBRXMAXP[15])
1381
USB Maximum Receive Data Endpoint N Registers (Usbrxmaxp[N])
1381
USB Maximum Receive Data Endpoint N Registers (Usbtxmaxp[N]) Field Descriptions
1381
USB Control and Status Endpoint N Low Register(Usbcsrl[N]) in OTG A/Host Mode Field Descriptions
1382
USB Receive Control and Status Endpoint N Low Register (Usbcsrl[N]) in OTG A/Host Mode
1382
USB Receive Control and Status Endpoint N Low Register (USBRXCSRL[1]- USBRXCSRL[15])
1382
USB Control and Status Endpoint 0 Low Register(Usbcsrl[N]) in OTG B/Device Mode Field Descriptions
1383
USB Control and Status Endpoint N Low Register (Usbcsrl[N]) in OTG B/Device Mode
1383
USB Control and Status Endpoint N High Register (Usbcsrh[N]) in OTG A/Host Mode Field Descriptions
1385
USB Receive Control and Status Endpoint N High Register (Usbcsrh[N]) in OTG A/Host Mode
1385
Usbrxcsrh[15])
1385
USB Control and Status Endpoint 0 High Register(Usbcsrh[N]) in OTG B/Device Mode Field Descriptions
1386
USB Control and Status Endpoint N High Register (Usbcsrh[N]) in OTG B/Device Mode
1386
USB Maximum Receive Data Endpoint N Registers (Usbrxcount[N])
1387
USB Maximum Receive Data Endpoint N Registers (Usbrxcount[N]) Field Descriptions
1387
USB Host Transmit Configure Type Endpoint N Register (Usbtxtype[N])
1388
USB Host Transmit Configure Type Endpoint N Register(Usbtxtype[N]) Field Descriptions
1388
USB Host Transmit Interval Endpoint N Register (Usbtxinterval[N])
1389
USB Host Transmit Interval Endpoint N Register(Usbtxinterval[N]) Field Descriptions
1389
Usbtxinterval[N] Frame Numbers
1389
USB Host Configure Receive Type Endpoint N Register (Usbrxtype[N])
1390
USB Host Configure Receive Type Endpoint N Register(Usbrxtype[N]) Field Descriptions
1390
USB Host Receive Polling Interval Endpoint N Register (Usbrxinterval[N])
1391
USB Host Receive Polling Interval Endpoint N Register(Usbrxinterval[N]) Field Descriptions
1391
Usbrxinterval[N] Frame Numbers
1391
USB Request Packet Count in Block Transfer Endpoint N Registers (Usbrqpktcount[N])
1392
USB Request Packet Count in Block Transfer Endpoint N Registers (Usbrqpktcount[N]) Field Descriptions
1392
USB Receive Double Packet Buffer Disable Register (USBRXDPKTBUFDIS)
1393
USB Receive Double Packet Buffer Disable Register (USBRXDPKTBUFDIS) Field Descriptions
1393
USB Transmit Double Packet Buffer Disable Register (USBTXDPKTBUFDIS)
1395
USB Transmit Double Packet Buffer Disable Register (USBTXDPKTBUFDIS) Field Descriptions
1395
USB External Power Control Register (USBEPC)
1397
USB External Power Control Register (USBEPC) Field Descriptions
1397
USB External Power Control Raw Interrupt Status Register (USBEPCRIS)
1399
USB External Power Control Raw Interrupt Status Register (USBEPCRIS) Field Descriptions
1399
USB External Power Control Interrupt Mask Register (USBEPCIM)
1400
USB External Power Control Interrupt Mask Register (USBEPCIM) Field Descriptions
1400
USB External Power Control Interrupt Status and Clear Register (USBEPCISC)
1401
USB External Power Control Interrupt Status and Clear Register (USBEPCISC) Field Descriptions
1401
USB Device RESUME Raw Interrupt Status Register (USBDRRIS)
1402
USB Device RESUME Raw Interrupt Status Register (USBDRRIS) Field Descriptions
1402
USB Device RESUME Raw Interrupt Status Register (USBDRRIS)
1403
USB Device RESUME Raw Interrupt Status Register (USBDRRIS) Field Descriptions
1403
USB Device RESUME Interrupt Status and Clear Register (USBDRISC)
1404
USB Device RESUME Interrupt Status and Clear Register (USBDRISC) Field Descriptions
1404
USB General-Purpose Control and Status Register (USBGPCS)
1405
USB General-Purpose Control and Status Register (USBGPCS) Field Descriptions
1405
USB VBUS Droop Control Register (USBVDC)
1406
USB VBUS Droop Control Register (USBVDC) Field Descriptions
1406
USB VBUS Droop Control Raw Interrupt Status Register (USBVDCRIS)
1407
USB VBUS Droop Control Raw Interrupt Status Register (USBVDCRIS) Field Descriptions
1407
USB VBUS Droop Control Raw Interrupt Status Register (USBVDCIM)
1408
USB VBUS Droop Control Raw Interrupt Status Register (USBVDCIM) Field Descriptions
1408
USB VBUS Droop Control Raw Interrupt Status Register (USBVDCISC)
1409
USB VBUS Droop Control Raw Interrupt Status Register (USBVDCISC) Field Descriptions
1409
USB ID Valid Detect Raw Interrupt Status Register (USBIDVRIS)
1410
USB ID Valid Detect Raw Interrupt Status Register (USBIDVRIS) Field Descriptions
1410
USB ID Valid Detect Interrupt Mask Register (USBIDVIM)
1411
USB ID Valid Detect Interrupt Mask Register (USBIDVIM) Field Descriptions
1411
USB ID Valid Detect Interrupt Status and Clear Register (USBIDVISC)
1412
USB ID Valid Detect Interrupt Status and Clear Register (USBIDVISC) Field Descriptions
1412
USB DMA Select Register (USBDMASEL)
1413
USB DMA Select Register (USBDMASEL) Field Descriptions
1413
SPRUHE8E - October 2012 - Revised November 2019
1417
Ethernet MAC
1418
Ethernet Frame
1419
Ethernet MAC Block Diagram
1419
TX & RX FIFO Organization
1421
Ethernet Register Map
1424
Ethernet MAC Raw Interrupt Status/Acknowledge (MACRIS/MACIACK) Register
1425
Ethernet MAC Raw Interrupt Status/Acknowledge (MACRIS/MACIACK) Register Field Descriptions
1425
Ethernet MAC Interrupt Mask (MACIM) Register
1426
Ethernet MAC Interrupt Mask (MACIM) Register Field Descriptions
1427
Ethernet MAC Receive Control (MACRCTL) Register
1427
Ethernet MAC Receive Control (MACRCTL) Register Field Descriptions
1428
Ethernet MAC Transmit Control (MACTCTL) Register
1428
Ethernet MAC Transmit Control (MACTCTL) Register Field Descriptions
1428
Ethernet MAC Data (MACDATA) Register (READ)
1430
Ethernet MAC Data (MACDATA) Register (READ) Field Descriptions
1430
Ethernet MAC Data (MACDATA) Register (WRITE)
1430
Ethernet MAC Data (MACDATA) Register (WRITE) Field Descriptions
1430
Ethernet MAC Individual Address 0 (MACIA0) Register
1431
Ethernet MAC Individual Address 0 (MACIA0) Register Field Descriptions
1431
Ethernet MAC Individual Address 0 (MACIA1) Register
1432
Ethernet MAC Individual Address 0 (MACIA1) Register Field Descriptions
1432
Ethernet MAC Threshold (MACTHR) Register
1433
Ethernet MAC Threshold (MACTHR) Register Field Descriptions
1433
Ethernet MAC Management Control (MACMCTL) Register
1434
Ethernet MAC Management Control (MACMCTL) Register Field Descriptions
1434
Ethernet MAC Management Address Register (MACMAR)
1435
Ethernet MAC Management Address Register (MACMAR) Field Descriptions
1435
Ethernet MAC Management Divider (MACMDV) Register
1435
Ethernet MAC Management Divider (MACMDV) Register Field Descriptions
1435
Ethernet MAC Management Transmit Data (MACMTXD) Register
1435
Ethernet MAC Management Transmit Data (MACMTXD) Register Field Descriptions
1436
Ethernet MAC Management Receive Data (MACMRXD) Register
1437
Ethernet MAC Management Receive Data (MACMRXD) Register Field Descriptions
1437
Ethernet MAC Number of Packets (MACNP) Register
1437
Ethernet MAC Number of Packets (MACNP) Register Field Descriptions
1437
Ethernet MAC Timer Support (MACTS) Register
1438
Ethernet MAC Timer Support (MACTS) Register Field Descriptions
1438
Ethernet MAC Transmission Request (MACTR) Register
1438
Ethernet MAC Transmission Request (MACTR) Register Field Descriptions
1438
Ethernet PHY Management Register 0 - Control (MR0) Register
1439
Ethernet PHY Management Register 0 - Control (MR0) Register Field Descriptions
1439
Ethernet PHY Management Register 1 - Control (MR1) Register Field Descriptions
1441
Ethernet PHY Management Register 1 - Status (MR1) Register
1441
Ethernet PHY Management Register 2 - PHY Identifier 1 (MR2) Register
1442
Ethernet PHY Management Register 2 - PHY Identifier 1 (MR2) Register Field Descriptions
1442
Ethernet PHY Management Register 3 - PHY Identifier 2 (MR3) Register
1442
Ethernet PHY Management Register 3 - PHY Identifier 2 (MR3) Register Field Descriptions
1442
Ethernet PHY Management Register 4 - Auto-Negotiation Advertisement (MR4) Register
1443
Ethernet PHY Management Register 4 - Auto-Negotiation Advertisement (MR4) Register Field Descriptions
1443
Ethernet PHY Management Register 5 - Auto-Negotiation Link Partner Base Page Ability (MR5) Register
1444
Register Field Descriptions
1444
Ethernet PHY Management Register 6 - Auto-Negotiation Expansion (MR6) Register
1445
Ethernet PHY Management Register 6 - Auto-Negotiation Expansion (MR6) Register Field Descriptions
1445
SSI Block Diagram
1448
TI Synchronous Serial Frame Format (Single Transfer)
1450
Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0
1451
Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0
1451
TI Synchronous Serial Frame Format (Continuous Transfer)
1451
Freescale SPI Frame Format with SPO =0 and SPH=1
1452
Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0
1453
Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0
1453
Freescale SPI Frame Format with SPO =1 and SPH =1
1454
SSI Base Address Table (CM)
1456
SSI_REGS Access Type Codes
1457
SSI_REGS Registers
1457
SSICR0 Register
1459
SSICR0 Register Field Descriptions
1459
SSICR1 Register
1461
SSICR1 Register Field Descriptions
1461
SSIDR Register
1463
SSIDR Register Field Descriptions
1463
SSISR Register
1464
SSISR Register Field Descriptions
1464
SSICPSR Register
1465
SSICPSR Register Field Descriptions
1465
SSIIM Register
1466
SSIIM Register Field Descriptions
1466
SSIRIS Register
1467
SSIRIS Register Field Descriptions
1467
SSIMIS Register
1469
SSIMIS Register Field Descriptions
1469
SSIICR Register
1471
SSIICR Register Field Descriptions
1471
SSIDMACTL Register
1472
SSIDMACTL Register Field Descriptions
1472
SSIPV Register
1473
SSIPV Register Field Descriptions
1473
SSIPP Register
1474
SSIPP Register Field Descriptions
1474
SSIPC Register
1475
SSIPC Register Field Descriptions
1475
Ssiperiphid4 Register
1476
Ssiperiphid4 Register Field Descriptions
1476
Ssiperiphid5 Register
1477
Ssiperiphid5 Register Field Descriptions
1477
Ssiperiphid6 Register
1478
Ssiperiphid6 Register Field Descriptions
1478
Ssiperiphid7 Register
1479
Ssiperiphid7 Register Field Descriptions
1479
Ssiperiphid0 Register
1480
Ssiperiphid0 Register Field Descriptions
1480
Ssiperiphid1 Register
1481
Ssiperiphid1 Register Field Descriptions
1481
Ssiperiphid2 Register
1482
Ssiperiphid2 Register Field Descriptions
1482
Ssiperiphid3 Register
1483
Ssiperiphid3 Register Field Descriptions
1483
Ssipcellid0 Register
1484
Ssipcellid0 Register Field Descriptions
1484
Ssipcellid1 Register
1485
Ssipcellid1 Register Field Descriptions
1485
Ssipcellid2 Register
1486
Ssipcellid2 Register Field Descriptions
1486
Ssipcellid3 Register
1487
Ssipcellid3 Register Field Descriptions
1487
UART Module Block Diagram
1490
UART Character Frame
1491
Irda Data Modulation
1492
LIN Message
1493
LIN Synchronization Field
1494
UART and SCI Connections for Loopback Mode
1496
Register Map
1498
UART Data Register (UARTDR)
1499
UART Data Register (UARTDR) Field Descriptions
1499
UART Receive Status Register (UARTRSR/UARTECR)
1500
UART Receive Status Register (UARTRSR/UARTECR) Field Descriptions
1500
UART Error Clear (UARTECR) Register Field Descriptions
1501
UART Flag Register (UARTFR)
1501
UART Flag Register (UARTFR) Field Descriptions
1501
UART Receive Status/Error Clear Register (UARTRSR/UARTECR)
1501
UART Integer Baud-Rate Divisor (UARTIBRD) Register Field Descriptions
1503
UART Integer Baud-Rate Divisor Register (UARTIBRD)
1503
UART Irda Low-Power Register (UARTILPR)
1503
UART Irda Low-Power Register (UARTILPR) Field Descriptions
1503
UART Fractional Baud-Rate Divisor (UARTFBRD) Register Field Descriptions
1504
UART Fractional Baud-Rate Divisor Register (UARTFBRD)
1504
UART Line Control Register (UARTLCRH)
1504
UART Line Control Register (UARTLCRH) Field Descriptions
1504
UART Control (UARTCTL) Register
1505
UART Control (UARTCTL) Register Field Descriptions
1506
UART Interrupt FIFO Level Select (UARTIFLS) Register
1507
UART Interrupt FIFO Level Select (UARTIFLS) Register Field Descriptions
1507
UART Interrupt Mask (UARTIM) Register
1508
UART Interrupt Mask (UARTIM) Register Field Descriptions
1508
UART Raw Interrupt Status (UARTRIS) Register
1510
UART Raw Interrupt Status (UARTRIS) Register Field Descriptions
1510
UART Masked Interrupt Status (UARTMIS) Register
1512
UART Masked Interrupt Status (UARTMIS) Register Field Descriptions
1512
UART Interrupt Clear (UARTICR) Register
1514
UART Interrupt Clear (UARTICR) Register Field Descriptions
1514
UART DMA Control (UARTDMACTL) Register
1515
UART DMA Control (UARTDMACTL) Register Field Descriptions
1515
UART LIN Control (UARTLCTL) Register
1515
UART LIN Control (UARTLCTL) Register Field Descriptions
1515
UART LIN Snap Shot (UARTLSS) Register
1516
UART LIN Snap Shot (UARTLSS) Register Field Descriptions
1516
UART LIN Timer (UARTLTIM) Register
1516
UART LIN Timer (UARTLTIM) Register Field Descriptions
1516
UART Peripheral Identification 4 (Uartperiphid4) Register
1517
UART Peripheral Identification 4 (Uartperiphid4) Register Field Descriptions
1517
UART Peripheral Identification 5 (Uartperiphid5) Register
1517
UART Peripheral Identification 5 (Uartperiphid5) Register Field Descriptions
1517
UART Peripheral Identification 6 (Uartperiphid6) Register
1517
UART Peripheral Identification 6 (Uartperiphid6) Register Field Descriptions
1517
UART Peripheral Identification 0 (Uartperiphid0) Register
1518
UART Peripheral Identification 0 (Uartperiphid0) Register Field Descriptions
1518
UART Peripheral Identification 1 (Uartperiphid1) Register
1518
UART Peripheral Identification 1 (Uartperiphid1) Register Field Descriptions
1518
UART Peripheral Identification 7 (Uartperiphid7) Register
1518
UART Peripheral Identification 7 (Uartperiphid7) Register Field Descriptions
1518
UART Peripheral Identification 2 (Uartperiphid2) Register
1519
UART Peripheral Identification 2 (Uartperiphid2) Register Field Descriptions
1519
UART Peripheral Identification 3 (Uartperiphid3) Register
1519
UART Peripheral Identification 3 (Uartperiphid3) Register Field Descriptions
1519
UART Primecell Identification 0 (Uartpcellid0) Register
1519
UART Primecell Identification 0 (Uartpcellid0) Register Field Descriptions
1519
UART Primecell Identification 1 (Uartpcellid1) Register
1520
UART Primecell Identification 1 (Uartpcellid1) Register Field Descriptions
1520
UART Primecell Identification 2 (Uartpcellid2) Register
1520
UART Primecell Identification 2 (Uartpcellid2) Register Field Descriptions
1520
UART Primecell Identification 3 (Uartpcellid3) Register
1520
UART Primecell Identification 3 (Uartpcellid3) Register Field Descriptions
1520
I2C Block Diagram
1522
I2C Bus Configuration
1523
START and STOP Conditions
1523
Complete Data Transfer with a 7-Bit Address
1524
Data Validity During Bit Transfer on the I2C Bus
1524
R/S Bit in First Byte
1524
Examples of I2C Master Timer Period Versus Speed Mode
1526
Master Single TRANSMIT
1528
Master Single RECEIVE
1529
Master TRANSMIT with Repeated START
1530
Master RECEIVE with Repeated START
1531
Master RECEIVE with Repeated START after TRANSMIT with Repeated START
1532
Master TRANSMIT with Repeated START after RECEIVE with Repeated START
1532
Slave Command Sequence
1533
Inter-Integrated Circuit (I2C) Interface Register Map
1535
I2C Master Slave Address (I2CMSA) Register
1536
I2C Master Slave Address (I2CMSA) Register Field Descriptions
1536
I2C Master Control/Status (I2CMCS) (Read-Only) Register
1537
I2C Master Control/Status (I2CMCS) (Read-Only) Register Field Descriptions
1537
I2C Master Control/Status (I2CMCS) (Write-Only) Register
1538
I2C Master Control/Status (I2CMCS) Write-Only Register Field Descriptions
1538
Write Field Decoding for I2CMCS[3:0] Field
1538
I2C Master Data (I2CMDR) Register
1541
I2C Master Data (I2CMDR) Register Field Descriptions
1541
I2C Master Timer Period (I2CMTPR) Register
1541
I2C Master Interrupt Mask (I2CMIMR) Register
1542
I2C Master Interrupt Mask (I2CMIMR) Register Field Descriptions
1542
I2C Master Raw Interrupt Status (I2CMRIS) Register
1542
I2C Master Raw Interrupt Status (I2CMRIS) Register Field Descriptions
1542
I2C Master Interrupt Clear (I2CMICR) Register
1543
I2C Master Interrupt Clear (I2CMICR) Register Field Descriptions
1543
I2C Master Masked Interrupt Status (I2CMMIS) Register
1543
I2C Master Masked Interrupt Status (I2CMMIS) Register Field Descriptions
1543
I2C Master Configuration (I2CMCR) Register
1544
I2C Master Configuration (I2CMCR) Register Field Descriptions
1544
I2C Slave Control/Status (I2CSCSR) Register (Read-Only)
1545
I2C Slave Control/Status (I2CSCSR) Register Field Descriptions (Read-Only)
1545
I2C Slave Own Address (I2CSOAR) Register
1545
I2C Slave Own Address (I2CSOAR) Register Field Descriptions
1545
I2C Slave Control/Status (I2CSCSR) Register (Write-Only)
1546
I2C Slave Control/Status (I2CSCSR) Register Field Descriptions (Write-Only)
1546
I2C Slave Data (I2CSDR) Register
1546
I2C Slave Data (I2CSDR) Register Field Descriptions
1546
I2C Slave Interrupt Mask (I2CSIMR) Register
1546
I2C Slave Interrupt Mask (I2CSIMR) Register Field Descriptions
1546
I2C Slave Masked Interrupt Status (I2CSMIS) Register
1547
I2C Slave Raw Interrupt Status (I2CSRIS) Register
1547
I2C Slave Raw Interrupt Status (I2CSRIS) Register Field Descriptions
1547
I2C Slave Interrupt Clear (I2CSICR) Register
1548
I2C Slave Interrupt Clear (I2CSICR) Register Field Descriptions
1548
I2C Slave Masked Interrupt Status (I2CSMIS) Register Field Descriptions
1548
CAN Block Diagram
1551
CAN Core in Silent Mode
1554
Can_Muxing
1554
CAN Core in Loopback Mode
1555
CAN Core in External Loopback Mode
1556
CAN Core in Loopback Combined with Silent Mode
1556
Initialization of a Transmit Object
1560
Initialization of a Single Receive Object for Data Frames
1561
Initialization of a Single Receive Object for Remote Frames
1561
CPU Handling of a FIFO Buffer (Interrupt Driven)
1566
Bit Timing
1567
Programmable Ranges Required by CAN Protocol
1568
The Propagation Time Segment
1568
Synchronization on Late and Early Edges
1570
Filtering of Short Dominant Spikes
1571
Structure of the CAN Core's CAN Protocol Controller
1572
Data Transfer between IF1 and IF2 Registers and Message RAM
1576
Message Object Field Descriptions
1577
Structure of a Message Object
1577
Message RAM Addressing in Debug Mode
1579
CAN Control Registers
1580
Message RAM Representation in Debug Mode
1580
CAN Control Register (CAN CTL) [Offset = 0X00]
1581
CAN Control Register (CAN CTL) Field Descriptions
1582
Error and Status Register (CAN ES) [Offset = 0X04]
1583
Error and Status Register Field Descriptions
1583
Bit Timing Register (CAN BTR) [Offset = 0X0C]
1585
Bit Timing Register Field Descriptions
1585
Error Counter Register (CAN ERRC) [Offset = 0X08]
1585
Error Counter Register Field Descriptions
1585
Descriptions
1586
Interrupt Register (CAN INT) [Offset = 0X10]
1586
Test Register (CAN TEST) [Offset = 0X14]
1587
Test Register Field Descriptions
1587
Parity Error Code Register (CAN PERR) [Offset = 0X1C]
1588
Parity Error Code Register Field Descriptions
1588
Auto-Bus-On Time Register (CAN ABOTR) [Offset = 0X80]
1589
Auto-Bus-On Time Register Field Descriptions
1589
Transmission Request Register (CAN TXRQ) [Offset = 0X88]
1589
Transmission Request Register Field Descriptions
1589
Interrupt Pending Register (CAN INTPND) [Offset = 0Xb0]
1590
Interrupt Pending Registers Field Descriptions
1590
New Data Register (CAN NWDAT) [Offset = 0X9C]
1590
New Data Registers Field Descriptions
1590
Interrupt Multiplexer Register (CAN INTMUX) [Offset = 0Xd8]
1591
Interrupt Multiplexer Registers Field Descriptions
1591
Message Valid Register (CAN MSGVAL) [Offset = 0Xc4]
1591
Message Valid Registers Field Descriptions
1591
IF1 Command Registers (CAN IF1CMD) [Offset = 0X100]
1592
IF2 Command Registers (CAN IF2CMD) [Offset = 0X120]
1592
IF1 and IF2 Command Register Field Descriptions
1593
IF1 Mask Register (CAN IF1MSK) [Offset = 0X104]
1594
IF1 and IF2 Mask Registers Field Descriptions
1595
IF1 Arbitration Register (CAN IF1ARB) [Offset = 0X108]
1595
IF2 Mask Register (CAN IF2MSK) [Offset = 0X124]
1595
IF1 and IF2 Arbitration Registers Field Descriptions
1596
IF2 Arbitration Register (CAN IF2ARB) [Offset = 0X128]
1596
IF1 and IF2 Message Control Registers Field Descriptions
1597
IF1 Message Control Register (CAN IF1MCTL) [Offset = 0X10C]
1597
IF2 Message Control Register (CAN IF2MCTL) [Offset = 0X12C]
1597
IF1 Data a Register (CAN IF1DATA) [Offset = 0X110]
1598
IF1 Data B Register (CAN IF1DATB) [Offset = 0X114]
1598
IF2 Data a Register (CAN IF2DATA) [Offset = 0X130]
1598
IF2 Data B Register (CAN IF2DATB) [Offset = 0X134]
1599
IF3 Observation Register (CAN IF3OBS) [Offset = 0X140]
1599
IF3 Observation Register Field Descriptions
1599
IF1 and IF2 Mask Registers Field Descriptions
1600
IF3 Arbitration Register (CAN IF3ARB) [Offset = 0X148]
1600
IF3 Mask Register (CAN IF3MSK) [Offset = 0X144]
1600
IF3 Arbitration Register Field Descriptions
1601
IF3 Message Control Register (CAN IF3MCTL) [Offset = 0X14C]
1601
IF3 Message Control Register Field Descriptions
1601
IF3 Data a Register (CAN IF3DATA) [Offset = 0X150]
1602
IF3 Data a Register (CAN IF3DATB) [Offset = 0X154]
1603
IF3 Update Control Register Field Descriptions
1603
IF3 Update Enable Register (CAN IF3UPD) [Offset = 0X160]
1603
Cortex-M3 Processor Block Diagram
1606
Summary of Processor Mode, Privilege Level, and Stack Use
1607
Cortex-M3 Register Set
1608
Processor Register Map
1608
Cortex General-Purpose Registers 0-12 (R0-R12)
1609
Cortex General-Purpose Registers 0-12 (R0-R12) Field Descriptions
1609
Stack Pointer Register (SP)
1609
Link Register
1610
Link Register Field Descriptions
1610
Program Counter Register
1610
Program Counter Register Field Descriptions
1610
Program Status Register (PSR)
1611
Program Status Register (PSR) Field Descriptions
1611
PSR Register Combinations
1611
Priority Mask Register (PRIMASK)
1613
Priority Mask Register (PRIMASK) Field Descriptions
1613
Base Priority Mask Register (BASEPRI)
1614
Base Priority Mask Register Field Descriptions
1614
Fault Mask Register (FAULTMASK)
1614
Fault Mask Register (FAULTMASK) Field Descriptions
1614
Control Register (CONTROL)
1615
Control Register (CONTROL) Field Descriptions
1615
Memory Access Behavior
1616
Peripheral Memory Bit-Banding Regions
1618
SRAM Memory Bit-Banding Regions
1618
Bit-Band Mapping
1619
Data Storage
1620
Exception Types Description
1623
Interrupts
1623
Exception Return Behavior
1628
Exception Stack Frame
1628
Faults
1629
Fault Status and Fault Address Registers
1630
Cortex-M3 Instruction Summary
1632
Core Peripheral Register Regions
1636
Memory Attributes Summary
1638
SRD Use Example
1641
TEX, S, C, and B Bit Field Encoding
1641
AP Bit Field Encoding
1642
Cache Policy for Memory Attribute Encoding
1642
Memory Region Attributes for Concerto Microcontrollers
1642
Peripherals Register Map
1643
Systick Control and Status Register (STCTRL)
1646
Systick Control and Status Register (STCTRL) Field Descriptions
1646
Systick Current Value Register (STCURRENT)
1647
Systick Current Value Register (STCURRENT) Field Descriptions
1647
Systick Reload Value Register (STRELOAD)
1647
Systick Reload Value Register (STRELOAD) Field Descriptions
1647
Interrupt 0-31 Set Enable (EN0) Register
1648
Interrupt 0-31 Set Enable (EN0) Register Field Descriptions
1648
Interrupt 32-63 Set Enable 1 (EN1) Register
1649
Interrupt 32-63 Set Enable 1 (EN1) Register Field Descriptions
1649
Interrupt 64-95 Set Enable 2 (EN2) Register
1649
Interrupt 64-95 Set Enable 2 (EN2) Register Field Descriptions
1649
Interrupt 128-133 Set Enable 4 (EN4) Register
1650
Interrupt 128-133 Set Enable 4 (EN4) Register Field Descriptions
1650
Interrupt 96-127 Set Enable 3 (EN3) Register
1650
Interrupt 96-127 Set Enable 3 (EN3) Register Field Descriptions
1650
Interrupt 0-31 Clear Enable (DIS0) Register
1651
Interrupt 0-31 Clear Enable (DIS0) Register Field Descriptions
1651
Interrupt 32-63 Clear Enable (DIS1) Register
1651
Interrupt 32-63 Clear Enable (DIS1) Register Field Descriptions
1651
Interrupt 64-95 Clear Enable (DIS2) Register
1652
Interrupt 64-95 Clear Enable (DIS2) Register Field Descriptions
1652
Interrupt 96-127 Clear Enable (DIS3) Register
1653
Interrupt 96-127 Clear Enable (DIS3) Register Field Descriptions
1653
Interrupt 0-31 Set Pending (PEND0) Register
1654
Interrupt 0-31 Set Pending (PEND0) Register Field Descriptions
1654
Interrupt 128-133 Clear Enable (DIS4) Register
1654
Interrupt 128-133 Clear Enable (DIS4) Register Field Descriptions
1654
Interrupt 32-63 Set Pending (PEND1) Register
1655
Interrupt 32-63 Set Pending (PEND1) Register Field Descriptions
1655
Interrupt 64-95 Set Pending (PEND2) Register
1655
Interrupt 64-95 Set Pending (PEND2) Register Field Descriptions
1655
Interrupt 128-133 Set Pending (PEND4) Register
1656
Interrupt 128-133 Set Pending (PEND4) Register Field Descriptions
1656
Interrupt 96-127 Set Pending (PEND3) Register
1656
Interrupt 96-127 Set Pending (PEND3) Register Field Descriptions
1656
Interrupt 0-31 Clear Pending (UNPEND0) Register
1657
Interrupt 0-31 Interrupt Clear Pending (UNPEND0) Register Field Descriptions
1657
Interrupt 32-63 Clear Pending (UNPEND1) Register
1657
Interrupt 32-63 Clear Pending (UNPEND1) Register Field Descriptions
1657
Interrupt 64-95 Clear Pending (UNPEND2) Register
1658
Interrupt 64-95 Clear Pending (UNPEND2) Register Field Descriptions
1658
Interrupt 96-127 Clear Pending (UNPEND3) Register
1659
Interrupt 96-127 Clear Pending (UNPEND3) Register Field Descriptions
1659
Interrupt 0-31 Active Bit (ACTIVE0) Register
1660
Interrupt 0-31 Active Bit (ACTIVE0) Register Field Descriptions
1660
Interrupt 128-133 Clear Pending (UNPEND4) Register
1660
Interrupt 128-133 Clear Pending (UNPEND4) Register Field Descriptions
1660
Interrupt 32-54 Active Bit (ACTIVE1) Register Field Descriptions
1661
Interrupt 32-63 Active Bit (ACTIVE1) Register
1661
Interrupt 64-95 Active Bit (ACTIVE2) Register
1661
Interrupt 64-95 Active Bit (ACTIVE2) Register Field Descriptions
1661
Interrupt 128-133 Active Bit (ACTIVE4) Register
1662
Interrupt 128-133 Active Bit (ACTIVE4) Register Field Descriptions
1662
Interrupt 96-127 Active Bit (ACTIVE3) Register
1662
Interrupt 96-127 Active Bit (ACTIVE3) Register Field Descriptions
1662
Interrupt 0-133 Priority (PRI0-PRI33) Registers
1663
Interrupt 0-133 Priority (PRI0-PRI33) Registers Field Descriptions
1663
Software Trigger Interrupt (SWTRIG) Register
1664
Software Trigger Interrupt (SWTRIG) Register Field Descriptions
1664
Auxiliary Control (ACTLR) Register
1665
Auxiliary Control (ACTLR) Register Field Descriptions
1665
CPU ID Base (CPUID) Register
1666
CPU ID Base (CPUID) Register Field Descriptions
1666
Interrupt Control and State (INTCTRL) Register
1667
Interrupt Control and State (INTCTRL) Register Field Descriptions
1667
Vector Table Offset (VTABLE) Field Descriptions
1670
Vector Table Offset (VTABLE) Register
1670
Application Interrupt and Reset Control (APINT) Register
1671
Application Interrupt and Reset Control (APINT) Register Field Descriptions
1671
Interrupt Priority Levels
1671
System Control (SYSCTRL) Register
1673
System Control (SYSCTRL) Register Field Descriptions
1673
Configuration and Control (CFGCTRL) Register
1674
Configuration and Control (CFGCTRL) Register Field Descriptions
1674
System Handler Priority 1 (SYSPRI1) Register
1675
System Handler Priority 1 (SYSPRI1) Register Field Descriptions
1675
System Handler Priority 2 (SYSPRI2) Register
1676
System Handler Priority 2 (SYSPRI2) Register Field Descriptions
1676
System Handler Priority 3 (SYSPRI3) Register
1676
System Handler Priority 3 (SYSPRI3) Register Field Descriptions
1676
System Handler Control and State (SYSHNDCTRL) Register
1677
System Handler Control and State (SYSHNDCTRL) Register Field Descriptions
1677
Configurable Fault Status (FAULTSTAT) Register
1680
Configurable Fault Status (FAULTSTAT) Register Field Descriptions
1680
Hard Fault Status (HFAULTSTAT) Register
1684
Hard Fault Status (HFAULTSTAT) Register Field Descriptions
1684
Bus Fault Address (FAULTADDR) Register Field Descriptions
1685
Bus Fault Address (FAULTADDR) Register Register
1685
Memory Management Fault Address (MMADDR) Register
1685
Memory Management Fault Address (MMADDR) Register Field Descriptions
1685
MPU Type (MPUTYPE) Register
1686
MPU Type (MPUTYPE) Register Field Descriptions
1686
MPU Control (MPUCTRL) Register
1687
MPU Control (MPUCTRL) Register Field Descriptions
1687
MPU Region Base Address (MPUBASE) Register
1688
MPU Region Number (MPUNUMBER) Register
1688
MPU Region Number (MPUNUMBER) Register Field Descriptions
1688
Example SIZE Field Values
1689
MPU Region Base Address (MPUBASE) Register Field Descriptions
1689
MPU Region Attribute and Size (MPUATTR) Field Descriptions
1690
MPU Region Attribute and Size (MPUATTR) Register
1690
Advertisement
Advertisement
Related Products
Texas Instruments Concerto F28M36 Series
Texas Instruments Concerto F28M36P53C2
Texas Instruments Concerto F28M36P63C2
Texas Instruments Concerto F28M36H33B2
Texas Instruments Concerto F28M35 Series
Texas Instruments F28M35M22C
Texas Instruments F28M35H52C
Texas Instruments F28M35H22C
Texas Instruments F28M35M52C
Texas Instruments F28M35H52C-Q1
Texas Instruments Categories
Motherboard
Control Unit
Microcontrollers
Computer Hardware
Calculator
More Texas Instruments Manuals
Login
Sign In
OR
Sign in with Facebook
Sign in with Google
Upload manual
Upload from disk
Upload from URL