www.ti.com
18.5.45 USB Receive Double Packet Buffer Disable Register (USBRXDPKTBUFDIS), offset
0x340
The USB receive double packet buffer disable 16-bit register (USBTXIE) indicates which of the receive
endpoints have disabled the double-packet buffer functionality (see Double-Packet Buffering in
Section
18.2.1.1.1).
Mode(s):
OTG A or Host
USBRXDPKTBUFDIS is shown in
Figure 18-56. USB Receive Double Packet Buffer Disable Register (USBRXDPKTBUFDIS)
15
14
13
12
EP15
EP14
EP13
EP12
R/W-1
R/W-1
R/W-1
R/W-1
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 18-61. USB Receive Double Packet Buffer Disable Register (USBRXDPKTBUFDIS) Field
Bit
Field
15
EP15
14
EP14
13
EP13
12
EP12
11
EP11
10
EP10
9
EP9
8
EP8
7
EP7
6
EP6
SPRUHE8E – October 2012 – Revised November 2019
Submit Documentation Feedback
OTG B or Device
Figure 18-56
11
10
9
EP11
EP10
EP9
R/W-1
R/W-1
R/W-1
R/W-1
Value
Description
EP15 RX Double-Packet Buffer Disable
0
Disables double-packet buffering.
1
Enables double-packet buffering.
EP14 RX Double-Packet Buffer Disable
0
Disables double-packet buffering.
1
Enables double-packet buffering.
EP13 RX Double-Packet Buffer Disable
0
Disables double-packet buffering.
1
Enables double-packet buffering.
EP12 RX Double-Packet Buffer Disable
0
Disables double-packet buffering.
1
Enables double-packet buffering.
EP11 RX Double-Packet Buffer Disable
0
Disables double-packet buffering.
1
Enables double-packet buffering.
EP10 RX Double-Packet Buffer Disable
0
Disables double-packet buffering.
1
Enables double-packet buffering.
EP9 RX Double-Packet Buffer Disable
0
Disables double-packet buffering.
1
Enables double-packet buffering.
EP8 RX Double-Packet Buffer Disable
0
Disables double-packet buffering.
1
Enables double-packet buffering.
EP7 RX Double-Packet Buffer Disable
0
Disables double-packet buffering.
1
Enables double-packet buffering.
EP6 RX Double-Packet Buffer Disable
0
Disables double-packet buffering.
1
Enables double-packet buffering.
Copyright © 2012–2019, Texas Instruments Incorporated
and described in
Table
8
7
6
5
EP8
EP7
EP6
EP5
R/W-1
R/W-1
R/W-1
Descriptions
M3 Universal Serial Bus (USB) Controller
Register Descriptions
18-61.
4
3
2
1
EP4
EP3
EP2
EP1
R/W-1
R/W-1
R/W-1
R/W-1
0
Rsvd
R-0
1393