Cx Shram Configuration Register 3 (Cxsrcr3); Cx Shram Configuration Register 3 (Cxsrcr3) Field Descriptions - Texas Instruments Concerto F28M36 Series Technical Reference Manual

Table of Contents

RAM Control Module Registers

Table 5-15. Cx SHRAM Configuration Register 2 (CxSRCR2) Field Descriptions (continued)

Cx SHRAM Config Register 3 (CxSRCR3)

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 5-16. Cx SHRAM Configuration Register 3 (CxSRCR3) Field Descriptions

CPUWRPROTC13

DMAWRPROTC13

FETCHPROTC13

CPUWRPROTC12

Internal Memory

M3 uDMA Write allowed to C7 RAM Block.

M3 uDMA Write not allowed to C7 RAM Block.

M3 CPU Fetch allowed from C7 RAM Block.

M3 CPU Fetch not allowed from C7 RAM Block.

M3 CPU Write allowed to C6 RAM Block.

– M3 CPU Write not allowed to C6 RAM Block

M3 uDMA Write allowed to C6 RAM Block.

M3 uDMA Write not allowed to C6 RAM Block.

M3 CPU Fetch allowed from C6 RAM Block.

M3 CPU Fetch not allowed from C6 RAM Block.

Figure 5-7. Cx SHRAM Configuration Register 3 (CxSRCR3)

M3 CPU Write allowed to C13 RAM Block

M3 CPU Write not allowed to C13 RAM Block.

M3 uDMA Write allowed to C13 RAM Block.

M3 uDMA Write not allowed to C13 RAM Block.

M3 CPU Fetch allowed from C13 RAM Block.

M3 CPU Fetch not allowed from C13 RAM Block.

M3 CPU Write allowed to C12 RAM Block.

M3 CPU Write not allowed to C12 RAM Block.

SPRUHE8E – October 2012 – Revised November 2019

Submit Documentation Feedback

Chapters

Table of Contents