Table of Contents
Advertisement
www.ti.com
Table 6-25. LSB/MSB Loading Sequence in 8-Bit Data Stream
Byte
1
2
LSB: AA (KeyValue for memory width = 8 bits)
3
4
LSB: Register initialization value or reserved
5
6
LSB: Register initialization value or reserved
7
8
LSB: Register initialization value or reserved
...
...
...
...
...
...
17
18
LSB: Register initialization value or reserved
19
20
LSB: Upper half of Entry point PC[23:16]
21
22
LSB: Lower half of Entry point PC[7:0]
23
24
LSB: Block size in words of the first block to load. If the block
size is 0, this indicates the end of the source program.
Otherwise another block follows. For example, a block size of
0x000A would indicate 10 words or 20 bytes in the block.
25
26
LSB: MSW destination address, first block Addr[23:16]
27
28
LSB: LSW destination address, first block Addr[7:0]
29
30
LSB: First word of the first block being loaded
...
...
...
...
...
...
.
.
LSB: Last word of the first block to load
.
.
LSB: Block size of the second block
.
.
LSB: MSW destination address, second block Addr[23:16]
.
.
LSB: LSW destination address, second block Addr[7:0]
.
.
LSB: First word of the second block being loaded
...
...
...
...
...
...
.
.
LSB: Last word of the second block
.
.
LSB: Block size of the last block
.
.
LSB: MSW of destination address of last block Addr[23:16]
.
.
LSB: LSW destination address, last block Addr[7:0]
.
.
LSB: First word of the last block being loaded
...
...
...
...
...
...
.
.
LSB: Last word of the last block
n
n+1
LSB: 00h
SPRUHE8E – October 2012 – Revised November 2019
Submit Documentation Feedback
LSB (First Byte of 2)
Copyright © 2012–2019, Texas Instruments Incorporated
Contents
MSB (Second Byte of 2)
MSB: 08h (KeyValue for memory width = 8 bits)
MSB: Register initialization value or reserved
MSB: Register initialization value or reserved
MSB: Register initialization value or reserved
...
...
MSB: Register initialization value or reserved
MSB: Upper half of entry point PC[31:24] (Always 0x00)
MSB: Lower half of Entry point PC[15:8]
MSB: block size
MSB: MSW destination address, first block Addr[31:24]
MSB: LSW destination address, first block Addr[15:8]
MSB: First word of the first block being loaded
...
...
MSB: Last word of the first block to load
MSB: Block size of the second block
MSB: MSW destination address, second block Addr[31:24]
MSB: LSW destination address, second block Addr[15:8]
MSB: First word of the second block being loaded
...
...
MSB: Last word of the second block
MSB: Block size of the last block
MSB: MSW destination address, last block Addr[31:24]
MSB: LSW destination address, last block Addr[15:8]
MSB: First word of the last block being loaded
...
...
MSB: Last word of the last block
MSB: 00h - indicates the end of the source
ROM Code and Peripheral Booting
C-Boot ROM Description
641
Advertisement
Chapters
Table of Contents
