Gpio Port C Set, Clear And Toggle (Gpcset, Gpcclear, Gpctoggle) Registers; Gpio Port C Set (Gpcset) Register Field Descriptions; Gpio Port C Clear (Gpcclear) Register Field Descriptions; Gpio Port C Toggle (Gpctoggle) Register Field Descriptions - Texas Instruments Concerto F28M36 Series Technical Reference Manual

www.ti.com

4.2.7.47 GPIO Port C Set, Clear and Toggle (GPCSET, GPCCLEAR, GPCTOGGLE) Registers

The GPIO Port C Set, Clear and Toggle (GPCSET, GPCCLEAR, GPCTOGGLE) registers are shown and
described in the figure and table below.
Figure 4-88. GPIO Port C Set, Clear and Toggle (GPCSET, GPCCLEAR, GPCTOGGLE) Registers
31 30
GPIO95 GPIO94
R/W-x R/W-x
23 22
GPIO87 GPIO86
R/W-x R/W-x
15 14
GPIO79 GPIO78
R/W-x R/W-x
7 6
GPIO71 GPIO70
R/W-x R/W-x
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 4-101. GPIO Port C Set (GPCSET) Register Field Descriptions
Bits Field
31-0 GPIO95-GPIO64
Table 4-102. GPIO Port C Clear (GPCCLEAR) Register Field Descriptions
Bits Field
31-0 GPIO95 -GPIO64
Table 4-103. GPIO Port C Toggle (GPCTOGGLE) Register Field Descriptions
Bits Field
31-0 GPIO95 -GPIO64
SPRUHE8E – October 2012 – Revised November 2019
Submit Documentation Feedback
29 28
GPIO93 GPIO92
R/W-x R/W-x
21 20
GPIO85 GPIO84
R/W-x R/W-x
13 12
GPIO77 GPIO76
R/W-x R/W-x
5 4
GPIO69 GPIO68
R/W-x R/W-x
Valu
e
Each GPIO port C pin (GPIO95-GPIO64) corresponds to one bit in this register.
0 Writes of 0 are ignored. This register always reads back a 0.
1 Writing a 1 forces the respective output data latch to high. If the pin is configured as a GPIO
output then it will be driven high. If the pin is not configured as a GPIO output then the latch is
set but the pin is not driven.
Value
Each GPIO port C pin (GPIO95-GPIO64) corresponds to one bit in this register.
0 Writes of 0 are ignored. This register always reads back a 0.
1 Writing a 1 forces the respective output data latch to low. If the pin is configured as a GPIO
output, then it will be driven low. If the pin is not configured as a GPIO output then the latch is
cleared but the pin is not driven.
Value
Each GPIO port C pin (GPIO95-GPIO64) corresponds to one bit in this register.
0 Writes of 0 are ignored. This register always reads back a 0.
1 Writing a 1 forces the respective output data latch to toggle from its current state. If the pin is
configured as a GPIO output then it will be driven in the opposite direction of its current state. If
the pin is not configured as a GPIO output then the latch is cleared but the pin is not driven.
Copyright © 2012–2019, Texas Instruments Incorporated
C28 General-Purpose Input/Output (GPIO)
27 26
GPIO91 GPIO90
R/W-x R/W-x
19 18
GPIO83 GPIO82
R/W-x R/W-x
11 10
GPIO75 GPIO74
R/W-x R/W-x
3 2
GPIO67 GPIO66
R/W-x R/W-x
Description
Description
Description
General-Purpose Input/Output (GPIO)
25 24
GPIO89 GPIO88
R/W-x R/W-x
17 16
GPIO81 GPIO80
R/W-x R/W-x
9 8
GPIO73 GPIO72
R/W-x R/W-x
1 0
GPIO65 GPIO64
R/W-x R/W-x
455