Register Descriptions; Gptm Configuration (Gptmcfg) Register, Offset 0X000; Gptm Timer A Mode (Gptmtamr) Register, Offset 0X004; Gptm Configuration (Gptmcfg) Register - Texas Instruments Concerto F28M36 Series Technical Reference Manual

Table of Contents

Advertisement

Register Descriptions

Offset
0x02C
0x030
0x034
0x038
0x03C
0x040
0x044
0x048
0x04C
0x050
0x054
2.6
Register Descriptions
The remainder of this section lists and describes the GPTM registers, in numerical order by address
offset.

2.6.1 GPTM Configuration (GPTMCFG) Register, offset 0x000

The GPTM Configuration (GPTMCFG) register configures the global operation of the GPTM module. The
value written to this register determines whether the GPTM is in 32- or 16-bit mode.
Important: Bits in this register should only be changed when the TAEN and TBEN bits in the GPTMCTL
register are cleared.
31
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 2-5. GPTM Configuration (GPTMCFG) Register Field Descriptions
Bit
Field
31-1
Reserved
2-0
GPTMCFG
0x2-0x3 Reserved
0x5-0x7 Reserved

2.6.2 GPTM Timer A Mode (GPTMTAMR) Register, offset 0x004

The GPTM Timer A Mode (GPTMTAMR) register configures the GPTM based on the configuration
selected in the GPTMCFG register. When in PWM mode, set the TAAMS bit , clear the TACMR bit, and
configure the TAMR field to 0x2.
316
M3 General-Purpose Timers
Table 2-4. Timers Register Map (continued)
Name
GPTMTBILR
GPTMTAMATCHR
GPTMTBMATCHR
GPTMTAPR
GPTMTBPR
GPTMTAPMR
GPTMTBPMR
GPTMTAR
GPTMTBR
GPTMTAV
GPTMTBV
Figure 2-6. GPTM Configuration (GPTMCFG) Register
Reserved
R-0
Value
Description
Reserved
GPTM Configuration
0x0
32-bit timer configuration
0x1
32-bit real-time clock (RTC) counter configuration.
0x4
16-bit timer configuration
The function is controlled by bits 1:0 of GPTMTAMR and GPTMTBMR.
Copyright © 2012–2019, Texas Instruments Incorporated
Type
Reset
R/W
0x0000.FFFF
R/W
0xFFFF.FFFF
R/W
0x0000.FFFF
R/W
0x0000.0000
R/W
0x0000.0000
R/W
0x0000.0000
R/W
0x0000.0000
R
0xFFFF.FFFF
R
0x0000.FFFF
R/W
0xFFFF.FFFF
R/W
0x0000.FFFF
SPRUHE8E – October 2012 – Revised November 2019
www.ti.com
Description
GPTM Timer B Interval
Load
GPTM Timer A Match
GPTM Timer B Match
GPTM Timer A Prescale
GPTM Timer B Prescale
GPTM TimerA Prescale
Match
GPTM TimerB Prescale
Match
GPTM Timer A
GPTM Timer B
GPTM Timer A Value
GPTM Timer B Value
3
2
0
GPTMCFG
R/W-0
Submit Documentation Feedback

Advertisement

Table of Contents
loading

Table of Contents