Pie Vector Table In C-Boot Rom - Texas Instruments Concerto F28M36 Series Technical Reference Manual

Table of Contents

Advertisement

www.ti.com
Vector Name (Number)
INT9
INT10
INT11
INT12
INT13
INT14
DLOGINT
RTOSINT
Reserved
NMI
ITRAP or ILLEGAL
USER1
USER2
USER3
USER4
USER5
USER6
USER7
USER8
USER9
USER10
USER11
USER12
Note: Each of the functions in bold above are explained in detail further below in the document.
C-BootROM eventually enables PIE to handle IPC communication or commands from the master
subsystem during the boot process, as will be explained further below in this chapter. After PIE is enabled
the NMI, ITRAP and any enabled peripheral interrupt vectors are fetched from the PIE Vector table as
shown in table 0.13 below. C-Boot ROM enables only one PIE interrupt – MTOCIPCINT1, which is
interrupt line 1 in PIE GROUP 11. In other words C-Boot ROM enables PIE INT11.1 interrupt and enables
PIE during the boot process. All the remaining PIE interrupts are disabled, however PIE Vector table is
initialized with "cbrom_pie_isr_not_supported" handler for all the other PIE interrupts.
The table below only shows the interrupt and exception vectors that are fetched from C-Boot ROM
Please refer to the Control Subsystem PIE section in the System Control and Interrupts chapter for more
details on PIE. And PIE group vectors, the below table only shows how C-BootROM initialized PIE Vector
table during boot, user applications are free to disable PIE and re-initialize PIE as needed after the
application starts.
Vector Name (Number)
RESET (0)
INT1 (1)
INT2 (2) – INT14 (14)
DLOGINT (15)
RTOSINT (16)
EMUINT (17)
SPRUHE8E – October 2012 – Revised November 2019
Submit Documentation Feedback
Table 6-13. C-Boot ROM CPU Vector Table (continued)
Vector Address or Location in
BootROM – When PIE is disabled
0x003FFFD2
0x003FFFD4
0x003FFFD6
0x003FFFD8
0x003FFFDA
0x003FFFDC
0x003FFFDE
0x003FFFE0
0x003FFFE2
0x003FFFE4
0x003FFFE6
0x003FFFE8
0x003FFFEA
0x003FFFEC
0x003FFFEE
0x003FFFF0
0x003FFFF2
0x003FFFF4
0x003FFFF6
0x003FFFF8
0x003FFFFA
0x003FFFFC
0x003FFFFE
Table 6-14. PIE Vector Table in C-Boot ROM
Vector Address or Location – When PIE
is enabled, during boot process
0x00000D00
0x00000D02
0x00000D04 – 0x00000D1C
0x00000D1E
0x00000D20
0x00000D22
Copyright © 2012–2019, Texas Instruments Incorporated
C-Boot ROM Description
Contents (Handler address)
0x00000052
0x00000054
0x00000056
0x00000058
0x0000005A
0x0000005C
0x0000005E
0x00000060
0x00000062
cbrom_handle_nmi
cbrom_itrap_isr
0x00000068
0x0000006A
0x0000006C
0x0000006E
0x00000070
0x00000072
0x00000074
0x00000076
0x00000078
0x0000007A
0x0000007C
0x0000007E
Contents (Handler address)
cbrom_pie_isr_not_supported (Reset is
always fetched from 0x3FFFC0)
cbrom_pie_isr_not_supported
cbrom_pie_isr_not_supported
cbrom_pie_isr_not_supported
cbrom_pie_isr_not_supported
cbrom_pie_isr_not_supported
ROM Code and Peripheral Booting
619

Advertisement

Table of Contents
loading

Table of Contents