Non-Master Dma Write Access Violation Address Register (Mnmdmawravaddr); Non-Master Cpu Fetch Access Violation Address Register (Mnmfavaddr); Master Cpu Write Access Violation Address Register (Mmwravaddr); Non-Master Dma Write Access Violation Address Register (Mnmdmawravaddr) Field Descriptions - Texas Instruments Concerto F28M36 Series Technical Reference Manual

www.ti.com

5.2.2.21 Non-Master DMA Write Access Violation Address Register (MNMDMAWRAVADDR)

Figure 5-39. Non-Master DMA Write Access Violation Address Register (MNMDMAWRAVADDR)
31
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 5-48. Non-Master DMA Write Access Violation Address Register (MNMDMAWRAVADDR)
Bit Field
31-0 NMDMAWRAVADDR

5.2.2.22 Non-Master CPU Fetch Access Violation Address Register (MNMFAVADDR)

Figure 5-40. Non-Master CPU Fetch Access Violation Address Register (MNMFAVADDR)
31
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 5-49. Non-Master CPU Fetch Access Violation Address Register (MNMFAVADDR) Field
Bit Field
31-0 NMCPUFAVADDR

5.2.2.23 Master CPU Write Access Violation Address Register (MMWRAVADDR)

Figure 5-41. Master CPU Write Access Violation Address Register (MMWRAVADDR)
31
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 5-50. Master CPU Write Access Violation Address Register (MMWRAVADDR) Field
Bit Field
31-0 MCPUWRAVADDR
SPRUHE8E – October 2012 – Revised November 2019
Submit Documentation Feedback
NMDMAWRAVADDR
R-0
Field Descriptions
Value Description
Non-Master DMA Write Access Violation Address
This holds the address at which M3 µDMA attempted a write access and the non-master
DMA write access violation occurred.
NMCPUFAVADDR
R-0
Descriptions
Value Description
Non-Master CPU Fetch Access Violation Address
This holds the address at which M3 CPU attempted a code fetch and the non-master
CPU fetch access violation occurred.
MCPUWRAVADDR
R-0
Descriptions
Value Description
Master CPU Write Access Violation Address
This holds the address at which M3 CPU attempted a write access and the master CPU
write access violation occurred.
Copyright © 2012–2019, Texas Instruments Incorporated
RAM Control Module Registers
Internal Memory
0
0
0
505