Usb Vbus Droop Control Raw Interrupt Status Register (Usbvdcris); Usb Vbus Droop Control Raw Interrupt Status Register (Usbvdcris) Field Descriptions - Texas Instruments Concerto F28M36 Series Technical Reference Manual

www.ti.com
18.5.56 USB VBUS Droop Control Raw Interrupt Status Register (USBVDCRIS), offset 0x434
The USB VBUS droop control raw interrupt status 32-bit register (USBVDCRIS) specifies the unmasked
interrupt status of the VBUS droop limit of 65 microseconds.
Mode(s): OTG A or Host
USBVDCRIS is shown in
Figure 18-67. USB VBUS Droop Control Raw Interrupt Status Register (USBVDCRIS)
31
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 18-72. USB VBUS Droop Control Raw Interrupt Status Register (USBVDCRIS)
Bit Field Value
31-1 Reserved 0
0 VD
0
1
SPRUHE8E – October 2012 – Revised November 2019
Submit Documentation Feedback
Figure 18-67 and described in
Reserved
R-0
Field Descriptions
Description
Reserved. Reset is 0x0000.000.
VBUS Droop Raw Interrupt Status.
This bit is cleared by writing a 1 to the VD bit in the USBVDCISC register.
A VBUS droop lasting for 65 microseconds has been detected.
An interrupt has not occurred.
Copyright © 2012–2019, Texas Instruments Incorporated
Table 18-72.
M3 Universal Serial Bus (USB) Controller
Register Descriptions
1 0
VD
R-0
1407