General-Purpose Input/Output Software Reset Control (Srgpio) Register; Software Reset Control 3 (Srcr3) Register Field Descriptions; General-Purpose Input/Output Software Reset Control (Srgpio) Register Field Descriptions - Texas Instruments Concerto F28M36 Series Technical Reference Manual

Table of Contents

Advertisement

www.ti.com
Table 1-68. Software Reset Control 3 (SRCR3) Register Field Descriptions
Bit
Field
31-26
Reserved
25
CAN0
24
CAN1
23:1
Reserved
0
UART4

1.13.3.9 General-Purpose Input/Output Software Reset Control (SRGPIO) Register

Figure 1-58. General-Purpose Input/Output Software Reset Control (SRGPIO) Register
31
23
15
14
GPIOR
GPIOQ
R/W-0
R/W-0
7
6
GPIOH
GPIOG
R/W-0
R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 1-69. General-Purpose Input/Output Software Reset Control (SRGPIO) Register Field
Bit
Field
31-17
Reserved
16
GPIOS
15
GPIOR
14
GPIOQ
13
GPIOP
12
GPION
11
GPIOM
SPRUHE8E – October 2012 – Revised November 2019
Submit Documentation Feedback
Value
Description
Reserved
CAN0 S/W Reset Control
When this bit is set, CAN01 module is reset. All internal data is lost and the registers are returned
to their reset states. This bit must be manually cleared after being set.
CAN1 S/W Reset Control
When this bit is set, CAN10 module is reset. All internal data is lost and the registers are returned
to their reset states. This bit must be manually cleared after being set.
Reserved
UART4 S/W Reset Control
When this bit is set, UART4 module is reset. All internal data is lost and the registers are returned
to their reset states. This bit must be manually cleared after being set.
Reserved
R-0
13
12
GPIOP
GPION
R/W-0
R/W-0
5
4
GPIOF
GPIOE
R/W-0
R/W-0
Value
Description
Reserved
GPIOS SW Reset Control
When this bit is set, GPIOS is reset. All internal data is lost and the registers are returned to their
reset states. This bit must be manually cleared after being set.
GPIOR SW Reset Control
When this bit is set, GPIOR is reset. All internal data is lost and the registers are returned to their
reset states. This bit must be manually cleared after being set.
GPIOQ SW Reset Control
When this bit is set, GPIOQ is reset. All internal data is lost and the registers are returned to their
reset states. This bit must be manually cleared after being set.
GPIOP SW Reset Control
When this bit is set, GPIOP is reset. All internal data is lost and the registers are returned to their
reset states. This bit must be manually cleared after being set.
GPION SW Reset Control
When this bit is set, GPION is reset. All internal data is lost and the registers are returned to their
reset states. This bit must be manually cleared after being set.
GPIOM SW Reset Control
When this bit is set, GPIOM is reset. All internal data is lost and the registers are returned to their
reset states. This bit must be manually cleared after being set.
Copyright © 2012–2019, Texas Instruments Incorporated
Reserved
R-0
11
10
GPIOM
GPIOL
R/W-0
R/W-0
3
2
GPIOD
GPIOC
R/W-0
R/W-0
Descriptions
System Control Registers
24
17
16
GPIOS
R/W-0
9
8
GPIOK
GPIOJ
R/W-0
R/W-0
1
0
GPIOB
GPIOA
R/W-0
R/W-0
System Control and Interrupts
199

Advertisement

Table of Contents
loading

Table of Contents