Master And Control Subsystem Ipc Registers; Mipccounterl Register; Mipccounterh Register; Ctomipccom Register - Texas Instruments Concerto F28M36 Series Technical Reference Manual

System Control Registers

1.13.13 Master and Control Subsystem IPC Registers

The below registers are dual-mapped to both the master and control subsystems. For read/write registers,
see the register description to determine which subsystem has read/write or read-only access to the
register.

1.13.13.1 MIPCCOUNTERL Register

31
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Bit Field
31-0 COUNT

1.13.13.2 MIPCCOUNTERH Register

31
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Bit Field
31-0 COUNT

1.13.13.3 CTOMIPCCOM Register

31
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Bit Field
31-0 COMMAND
300
System Control and Interrupts
Figure 1-178. MIPCCOUNTERL Register
Table 1-190. MIPCCOUNTERL Register Field Descriptions
Value Description
0 C28 IPC Counter Register. This is the low 32-bits of the free running 64 bit timestamp counter
clocked by the shared resource clock.
Figure 1-179. MIPCCOUNTERH Register
Table 1-191. MIPCCOUNTERH Register Field Descriptions
Value Description
0 M3 IPC Counter Register. This is the high 32-bits of the free running 64 bit timestamp counter
clocked by the shared resource clock.
Figure 1-180. CTOMIPCCOM Register
Table 1-192. CTOMIPCCOM Register Field Descriptions
Value Description
0 C28 TO M3 IPC Command Register. This register is defined and interpreted by software – used as
command place holder for IPC commands from the C28 to the M3 CPU. It is read/write for the C28
CPU and read only for the M3 CPU.
Copyright © 2012–2019, Texas Instruments Incorporated
COUNT
R-0
COUNT
R-0
COMMAND
R/W-0
SPRUHE8E – October 2012 – Revised November 2019
www.ti.com
0
0
0
Submit Documentation Feedback