Gpio Register Map - Texas Instruments Concerto F28M36 Series Technical Reference Manual

General-Purpose Input/Output (GPIO)
• GPIO Port M (AHB): 0x4006.3000
• GPIO Port N (AHB): 0x4006.4000
• GPIO Port P (AHB): 0x4006.5000
• GPIO Port Q (AHB): 0x4006.6000
Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0,
GPIODEN=0, GPIOPUR=0, and GPIOPCTL=0. A Power-On-Reset (POR) or asserting XRS puts the pins
back to their default state.
NOTE: The default register type for the GPIOCR register is RO for all GPIO pins with the exception
of the NMI pin. The PB7 pin is currently the only GPIO that is protected by the GPIOCR
register. Because of this, the register type for GPIO Port B7 is R/W.
The default reset value for the GPIOCR register is 0x0000.00FF for all GPIO pins, with the
exception of the NMI pin. To ensure that the NMI pin is not accidentally programmed as the
non-maskable interrupt pin, it defaults to non-committable. Because of this, the default reset
value of GPIOCR for GPIO Port B is 0x0000.007F.
Offset
0x000
0X400
0x404
0x408
0x40C
0x410
0x414
0x418
0x41C
0x420
0x50C
0x510
0x51C
0x520
0x524
0x528
0x52C
0x530
0x534
0xFD0
0xFD4
0xFD8
0xFDC
0xFE0
356
General-Purpose Input/Output (GPIO)
Table 4-4. GPIO Register Map
Name Type
GPIODATA R/W
GPIODIR R/W
GPIOIS R/W
GPIOIBE R/W
GPIOIEV R/W
GPIOIM R/W
GPIORIS RO
GPIOMIS RO
GPIOICR W1C
GPIOAFSEL R/W
GPIOODR R/W
GPIOPUR R/W
GPIODEN R/W
GPIOLOCK R/W
GPIOCR -
GPIOAMSEL R/W
GPIOPCTL R/W
GPIOAPSEL R/W
GPIOCSEL R/W
GPIOPeriphID4 RO
GPIOPeriphID5 RO
GPIOPeriphID6 RO
GPIOPeriphID7 RO
GPIOPeriphID0 RO
Copyright © 2012–2019, Texas Instruments Incorporated
Reset Description
0x0000.0000 GPIO Data
0x0000.0000 GPIO Direction
0x0000.0000 GPIO Interrupt Sense
0x0000.0000 GPIO Interrupt Both
Edges
0x0000.0000 GPIO Interrupt Event
0x0000.0000 GPIO Interrupt Mask
0x0000.0000 GPIO Raw Interrupt
Status
0x0000.0000 GPIO Masked Interrupt
Status
0x0000.0000 GPIO Interrupt Clear
- GPIO Alternate Function
Select
0x0000.0000 GPIO Open Drain Select
- GPIO Pull-Up Select
- GPIO Digital Enable
0x0000.0001 GPIO Lock
- GPIO Commit
0x0000.0000 GPIO Analog Mode
Select
- GPIO Port Control
0x0000.0000 GPIO Alternate
Peripheral Select
0x0000.0000 GPIO Core Select
0x0000.0000 GPIO Peripheral
Identification 4
0x0000.0000 GPIO Peripheral
Identification 5
0x0000.0000 GPIO Peripheral
Identification 6
0x0000.0000 GPIO Peripheral
Identification 7
0x0000.0061 GPIO Peripheral
Identification 0
SPRUHE8E – October 2012 – Revised November 2019
Submit Documentation Feedback
www.ti.com