www.ti.com
18.5.48 USB External Power Control Raw Interrupt Status Register (USBEPCRIS), offset 0x404
The USB external power control raw interrupt status 32-bit register (USBEPCRIS) specifies the unmasked
interrupt status of the two-pin external power interface.
Mode(s):
OTG A or Host
USBEPCRIS is shown in
Figure 18-59. USB External Power Control Raw Interrupt Status Register (USBEPCRIS)
31
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 18-64. USB External Power Control Raw Interrupt Status Register (USBEPCRIS) Field
Bit
Field
Value
31-1
Reserved
0
0
PF
0
1
SPRUHE8E – October 2012 – Revised November 2019
Submit Documentation Feedback
OTG B or Device
Figure 18-59
and described in
Reserved
R-0
Descriptions
Description
Reserved
USB Power Fault Interrupt Status.
This bit is cleared by writing a 1 to the PF bit in the USBEPCISC register.
A Power Fault status has been detected.
An interrupt has not occurred.
Copyright © 2012–2019, Texas Instruments Incorporated
Table
18-64.
M3 Universal Serial Bus (USB) Controller
Register Descriptions
1
0
PF
R-0
1399