Ssipc Register; Ssipc Register Field Descriptions - Texas Instruments Concerto F28M36 Series Technical Reference Manual

www.ti.com
20.5.2.13 SSIPC Register (Offset = FC4h) [reset = 0h]
SSIPC is shown in
Return to the Summary
SSI Peripheral Configuration
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
Bit Field
31-0 RESERVED
SPRUHE8E – October 2012 – Revised November 2019
Submit Documentation Feedback
Figure 20-22 and described in
Table.
Figure 20-22. SSIPC Register
Table 20-16. SSIPC Register Field Descriptions
Type Reset
R 0h
Copyright © 2012–2019, Texas Instruments Incorporated
Table 20-16.
RESERVED
R-0h
Description
Reserved
M3 Synchronous Serial Interface (SSI)
SSI Registers
9 8 7 6 5 4 3 2 1 0
1475