Gpio Port G Pullup Disable (Gpgpud); Analog I/O Dir (Aiodir) Register; Gpio Port G Pullup Disable (Gpgpud) Register Field Descriptions; Analog I/O Dir (Aiodir) Register Field Descriptions - Texas Instruments Concerto F28M36 Series Technical Reference Manual

Table of Contents

Advertisement

www.ti.com
31
15
7
6
GPIO199
GPIO198
R/W-1
R/W-1
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 4-86. GPIO Port G Pullup Disable (GPGPUD) Register Field Descriptions
Bits
Field
31-8
Reserved
7-0
GPIO199-GPIO192
(1)
All other pins' pullup functionality is controlled by the GPIOPUR register located in the M3 GPIO mux register space.

4.2.7.37 Analog I/O DIR (AIODIR) Register

The Analog I/O DIR (AIODIR) register is shown and described in the figure and table below.
31
30
Reserved
AIO30
R-0
R/W-x
23
22
Reserved
AIO22
R-0
R/W-x
15
14
Reserved
AIO14
R-0
R/W-x
7
6
Reserved
AIO6
R-0
R/W-x
LEGEND: R/W = Read/Write; R = Read only; -n = value after resetR/W-x
Bit
Field
31:0
AIOn
SPRUHE8E – October 2012 – Revised November 2019
Submit Documentation Feedback
Figure 4-77. GPIO Port G Pullup Disable (GPGPUD)
5
4
GPIO197
GPIO196
R/W-1
R/W-1
Value
Any writes to these bit(s) must always have a value of 0.
Configures the internal pullup resistor on the selected GPIO Port G pin. Each GPIO pin
corresponds to one bit in this register.
0
Enable the internal pullup on the specified pin.
1
Disable the intenral pullup on the specified pin (default).
Figure 4-78. Analog I/O DIR (AIODIR) Register
29
28
Reserved
AIO28
R-0
R/W-x
21
20
Reserved
AIO20
R-0
R/W-x
13
12
Reserved
AIO12
R-0
R/W-x
5
4
Reserved
AIO4
R-0
R/W-x
Table 4-87. Analog I/O DIR (AIODIR) Register Field Descriptions
Value
Description
Controls direction of the avaliable AIO pin when AIO mode is selected. Reading the register returns
the current value of the register setting.
0
Configures the AIO pin as an input. (default)
1
Configures the AIO pin as an output
Copyright © 2012–2019, Texas Instruments Incorporated
C28 General-Purpose Input/Output (GPIO)
Reserved
R/W-0
Reserved
R/W-0xF
3
2
GPIO195
GPIO194
R/W-1
R/W-1
Description
27
26
Reserved
AIO26
R-0
R/W-x
19
18
Reserved
AIO18
R-0
R/W-x
11
10
Reserved
AIO10
R-0
R/W-x
3
2
Reserved
AIO2
R-0
R/W-x
General-Purpose Input/Output (GPIO)
1
GPIO193
GPIO192
R/W-1
R/W-1
(1)
25
Reserved
R-0
17
Reserved
R-0
9
Reserved
R-0
1
Reserved
R-0
16
8
0
24
16
8
0
445

Advertisement

Table of Contents
loading

Table of Contents