Analog I/O Mux 2 (Aiomux2) Register Field Descriptions - Texas Instruments Concerto F28M36 Series Technical Reference Manual

Table of Contents

Advertisement

www.ti.com
Table 4-62. Analog I/O MUX 2 (AIOMUX2) Register Field Descriptions
Bit
Field
31:30
Reserved
29:28
AIO30
27:26
Reserved
25:24
AIO28
23:22
Reserved
21:20
AIO26
19:14
Reserved
13:12
AIO22
11:10
Reserved
9:8
AIO20
7:6
Reserved
5:4
AIO18
3:0
Reserved
SPRUHE8E – October 2012 – Revised November 2019
Submit Documentation Feedback
Value
Description
Any writes to these bit(s) must always have a value of 2.
00 or 01
AIO30 enabled
10 or 11
AIO30 disabled (default)
Any writes to these bit(s) must always have a value of 2.
00 or 01
AIO28 enabled
10 or 11
AIO28 disabled (default)
Any writes to these bit(s) must always have a value of 2.
00 or 01
AIO26 enabled
10 or 11
AIO26 disabled (default)
Any writes to these bit(s) must always have a value of 2.
00 or 01
AIO22 enabled
10 or 11
AIO22 disabled (default)
Any writes to these bit(s) must always have a value of 2.
00 or 01
AIO20 enabled
10 or 11
AIO20 disabled (default)
Any writes to these bit(s) must always have a value of 2.
00 or 01
AIO18 enabled
10 or 11
AIO18 disabled (default)
Any writes to these bit(s) must always have a value of 2.
Copyright © 2012–2019, Texas Instruments Incorporated
C28 General-Purpose Input/Output (GPIO)
General-Purpose Input/Output (GPIO)
423

Advertisement

Table of Contents
loading

Table of Contents