Interrupt 32-63 Active Bit (Active1) Register; Interrupt 64-95 Active Bit (Active2) Register; Interrupt 32-54 Active Bit (Active1) Register Field Descriptions; Interrupt 64-95 Active Bit (Active2) Register Field Descriptions - Texas Instruments Concerto F28M36 Series Technical Reference Manual

Table of Contents

Advertisement

www.ti.com
25.5.22 Interrupt 32-63 Active Bit (ACTIVE1) Register, offset 0x304
The Interrupt 32-63 Active Bit (ACTIVE1) register indicates which interrupts are active. Bit 0 corresponds
to Interrupt 32; bit 31 corresponds to Interrupt 63. See the Cortex-M3 Processor chapter for interrupt
assignments.
Note: This register can only be accessed from privileged mode.
Caution: Do not manually set or clear the bits in this register.
31
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 25-32. Interrupt 32-54 Active Bit (ACTIVE1) Register Field Descriptions
Bit
Field
31-0
INT
25.5.23 Interrupt 64-95 Active Bit (ACTIVE2) Register, offset 0x308
The Interrupt 64-95 Active Bit (ACTIVE2) register indicates which interrupts are active. Bit 0 corresponds
to Interrupt 64; bit 31 corresponds to Interrupt 95. See the Cortex-M3 Processor chapter for interrupt
assignments.
Note: This register can only be accessed from privileged mode.
Caution: Do not manually set or clear the bits in this register.
31
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 25-33. Interrupt 64-95 Active Bit (ACTIVE2) Register Field Descriptions
Bit
Field
31-0
INT
25.5.24 Interrupt 96-127 Active Bit (ACTIVE3) Register, offset 0x30C
The Interrupt 96-127 Active Bit (ACTIVE3) register indicates which interrupts are active. Bit 0 corresponds
to Interrupt 96; bit 31 corresponds to Interrupt 127. See the Cortex-M3 Processor chapter for interrupt
assignments.
Note: This register can only be accessed from privileged mode.
Caution: Do not manually set or clear the bits in this register.
SPRUHE8E – October 2012 – Revised November 2019
Submit Documentation Feedback
Figure 25-26. Interrupt 32-63 Active Bit (ACTIVE1) Register
Value
Description
Interrupt Active
0
The corresponding interrupt is not active.
1
The corresponding interrupt is active, or active and pending.
Figure 25-27. Interrupt 64-95 Active Bit (ACTIVE2) Register
Value
Description
Interrupt Active
0
The corresponding interrupt is not active.
1
The corresponding interrupt is active, or active and pending.
Copyright © 2012–2019, Texas Instruments Incorporated
INT
R/W-0
INT
R/W-0
NVIC Register Descriptions
0
0
1661
Cortex-M3 Peripherals

Advertisement

Table of Contents
loading

Table of Contents