Architecture; Sci-A Registers; Sci-B Registers - Texas Instruments Concerto F28M36 Series Technical Reference Manual

Hide thumbs

page of 1692

/ 1692
Contents
Table of Contents
Bookmarks

Table of Contents

The registers are mapped to peripheral frame 2. This frame allows only 16-bit accesses. Using 32-bit accesses will produce

undefined results.

SCIB is an optional peripheral. In some devices this may not be present. See the device-specific data sheet for peripheral

availability.

13.1.1 Architecture

The major elements used in full-duplex operation are shown in

A transmitter (TX) and its major registers (upper half of

– SCITXBUF — transmitter data buffer register. Contains data (loaded by the CPU) to be transmitted

– TXSHF register — transmitter shift register. Accepts data from register SCITXBUF and shifts data

onto the SCITXD pin, one bit at a time

A receiver (RX) and its major registers (lower half of

– RXSHF register — receiver shift register. Shifts data in from SCIRXD pin, one bit at a time

– SCIRXBUF — receiver data buffer register. Contains data to be read by the CPU. Data from a

remote processor is loaded into register RXSHF and then into registers SCIRXBUF and

SPRUHE8E – October 2012 – Revised November 2019

Submit Documentation Feedback

Table 13-1. SCI-A Registers

Address Range

Table 13-2. SCI-B Registers

Address Range

SCI-A Communications Control Register

SCI-A Control Register 1

SCI-A Baud Register, High Bits

SCI-A Baud Register, Low Bits

SCI-A Control Register 2

SCI-A Receive Status Register

SCI-A Receive Emulation Data Buffer Register

SCI-A Receive Data Buffer Register

SCI-A Transmit Data Buffer Register

SCI-A FIFO Transmit Register

SCI-A FIFO Receive Register

SCI-A FIFO Control Register

SCI-A Priority Control Register

SCI-B Communications Control Register

SCI-B Control Register 1

SCI-B Baud Register, High Bits

SCI-B Baud Register, Low Bits

SCI-B Control Register 2

SCI-B Receive Status Register

SCI-B Receive Emulation Data Buffer Register

SCI-B Receive Data Buffer Register

SCI-B Transmit Data Buffer Register

SCI-B FIFO Transmit Register

SCI-B FIFO Receive Register

SCI-B FIFO Control Register

SCI-B Priority Control Register

C28 Serial Communications Interface (SCI)

Enhanced SCI Module Overview

and include:

Chapters

Table of Contents

Architecture; Sci-A Registers; Sci-B Registers - Texas Instruments Concerto F28M36 Series Technical Reference Manual

13.1.1 Architecture

Chapters

Related Manuals for Texas Instruments Concerto F28M36 Series

Related Content for Texas Instruments Concerto F28M36 Series

This manual is also suitable for:

Table of Contents