Gpio Mux-To-Trip Input Connectivity - Texas Instruments Concerto F28M36 Series Technical Reference Manual

Table of Contents

0 = PU disabled (reset value)

1 = PU enabled

Trip-Zone (TZ)

On this device, any of the 64 GPIO pins can be flexibly mapped to be the trip-zone input and/or trip inputs

to the trip-zone submodule and digital compare submodule. The GPIO Trip Input Select (GPTRIPxSEL)

The digital compare (DC) submodule compares signals external to the ePWM module (for instance,

COMPxOUT signals from the analog comparators) to directly generate PWM events/actions which then

feed to the event-trigger, trip-zone, and time-base submodules. Additionally, blanking window functionality

is supported to filter noise or unwanted pulses from the DC event signals.

NOTE: Enhanced trip input connectivity is specifically applicable to ePWM type 2. If a pin will be

used as a C28 GPIO, the correct bits must be set in the GPIOCSEL register. This register is

located in the M3 GPIO register space and more details can be found in the General-

Purpose Input/Output (GPIO) chapter of this TRM. Once the user configures the respective

pin as a C28 GPIO then the GPTRIPxSEL register which belongs to the GPTRIPx logic

should be used to configure that specific pin as an external trip input. The user is responsible

for driving correct state on the selected pin before enabling clock and configuring the trip

input for the respective ePWM peripheral to avoid spurious latch of TRIP signal

Purpose of the Digital Compare Submodule

The key functions of the digital compare submodule are:

Analog Comparator (COMP) module outputs fed though the GPTRIP logic externally using the GPIO

peripheral, internal PIE, ECC error signals , TZ1, TZ2, and TZ3 inputs generate Digital Compare A

High/Low (DCAH, DCAL) and Digital Compare B High/Low (DCBH, DCBL) signals.

DCAH/L and DCBH/L signals trigger events which can then either be filtered or fed directly to the trip-

SPRUHE8E – October 2012 – Revised November 2019

Submit Documentation Feedback

Figure 7-48. GPIO MUX-to-Trip Input Connectivity

Digital Compare (DC) Submodule

EPWM1 Module

EPWM2 Module

EPWM3 Module

EPWMx Module

C28 Enhanced Pulse Width Modulator (ePWM) Module

ePWM Submodules

Chapters

Table of Contents