Spi Transfer With Clkstp = 10B (No Clock Delay), Clkxp = 0, And Clkrp; Spi Transfer With Clkstp = 11B (Clock Delay), Clkxp = 0, Clkrp = 1; Spi Transfer With Clkstp = 10B (No Clock Delay), Clkxp = 1, And Clkrp; Spi Transfer With Clkstp = 11B (Clock Delay), Clkxp = 1, Clkrp = 1 - Texas Instruments Concerto F28M36 Series Technical Reference Manual

Table of Contents

Figure 15-37. SPI Transfer With CLKSTP = 10b (No Clock Delay), CLKXP = 0, and CLKRP = 0

DX or DR/SIMO

(from master)

DX or DR/SOMI

(from slave)

If the McBSP is the SPI master (CLKXM = 1), SIMO = DX. If the McBSP is the SPI slave (CLKXM = 0), SIMO = DR.

If the McBSP is the SPI master (CLKXM = 1), SOMI = DR. If the McBSP is the SPI slave (CLKXM = 0), SOMI = DX.

Figure 15-38. SPI Transfer With CLKSTP = 11b (Clock Delay), CLKXP = 0, CLKRP = 1

DX or DR/SIMO

(from master)

DX or DR/SOMI

(from slave)

If the McBSP is the SPI master (CLKXM = 1), SIMO = DX. If the McBSP is the SPI slave (CLKXM = 0), SIMO = DR.

If the McBSP is the SPI master (CLKXM = 1), SOMI = DR. If the McBSP is the SPI slave (CLKXM = 0), SOMI = DX.

Figure 15-39. SPI Transfer With CLKSTP = 10b (No Clock Delay), CLKXP = 1, and CLKRP = 0

DX or DR/SIMO

(from master)

DX or DR/SOMI

(from slave)

If the McBSP is the SPI master (CLKXM = 1), SIMO = DX. If the McBSP is the SPI slave (CLKXM = 0), SIMO = DR.

If the McBSP is the SPI master (CLKXM = 1), SOMI = DR. If the McBSP is the SPI slave (CLKXM = 0), SOMI = DX.

Figure 15-40. SPI Transfer With CLKSTP = 11b (Clock Delay), CLKXP = 1, CLKRP = 1

DX or DR/SIMO

(from master)

DX or DR/SOMI

(from slave)

If the McBSP is the SPI master (CLKXM = 1), SIMO=DX. If the McBSP is the SPI slave (CLKXM = 0), SIMO = DR.

If the McBSP is the SPI master (CLKXM = 1), SOMI=DR. If the McBSP is the SPI slave (CLKXM = 0), SOMI = DX.

SPRUHE8E – October 2012 – Revised November 2019

Submit Documentation Feedback

SPI Operation Using the Clock Stop Mode

C28 Multichannel Buffered Serial Port (McBSP)

Chapters

Table of Contents